JPH0212737Y2 - - Google Patents
Info
- Publication number
- JPH0212737Y2 JPH0212737Y2 JP1983169848U JP16984883U JPH0212737Y2 JP H0212737 Y2 JPH0212737 Y2 JP H0212737Y2 JP 1983169848 U JP1983169848 U JP 1983169848U JP 16984883 U JP16984883 U JP 16984883U JP H0212737 Y2 JPH0212737 Y2 JP H0212737Y2
- Authority
- JP
- Japan
- Prior art keywords
- logic gate
- circuit
- gate circuit
- muting
- turned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Amplifiers (AREA)
- Noise Elimination (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16984883U JPS6077116U (ja) | 1983-11-01 | 1983-11-01 | ミユ−テイング駆動回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16984883U JPS6077116U (ja) | 1983-11-01 | 1983-11-01 | ミユ−テイング駆動回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6077116U JPS6077116U (ja) | 1985-05-29 |
| JPH0212737Y2 true JPH0212737Y2 (instruction) | 1990-04-10 |
Family
ID=30370954
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16984883U Granted JPS6077116U (ja) | 1983-11-01 | 1983-11-01 | ミユ−テイング駆動回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6077116U (instruction) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57204711U (instruction) * | 1981-06-19 | 1982-12-27 |
-
1983
- 1983-11-01 JP JP16984883U patent/JPS6077116U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6077116U (ja) | 1985-05-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2772522B2 (ja) | パワーオン信号発生回路 | |
| JPS5951177B2 (ja) | オ−トクリア信号発生回路 | |
| JPH033186B2 (instruction) | ||
| JPH0449287B2 (instruction) | ||
| JPH0212737Y2 (instruction) | ||
| JP3315286B2 (ja) | パルス倍電圧回路 | |
| JP2527050B2 (ja) | 半導体メモリ用センスアンプ回路 | |
| JPH04205115A (ja) | ボルテージ・レギュレーター | |
| JP2581851B2 (ja) | ヒューズ検出回路 | |
| JPH038126B2 (instruction) | ||
| US5019921A (en) | Pop noise removing circuit for a double deck cassette tape recorder | |
| JPH0115217Y2 (instruction) | ||
| JPH073700Y2 (ja) | ミューティング回路 | |
| JPS60246418A (ja) | 基準電位発生回路 | |
| JP2692368B2 (ja) | Icカード | |
| JPS607554Y2 (ja) | ミユ−テイング駆動回路 | |
| JPS6243392Y2 (instruction) | ||
| JP2705085B2 (ja) | デコーダのテスト回路 | |
| JPH0528808Y2 (instruction) | ||
| JPS5832355Y2 (ja) | 遅延機能を有するリレ−駆動回路 | |
| JPH0686458A (ja) | 電源選択回路 | |
| JP2000077534A (ja) | 半導体集積回路 | |
| JP2546812Y2 (ja) | 電源回路 | |
| JPH02178816A (ja) | システムリセット回路 | |
| JPS60167508A (ja) | 信号処理装置 |