JPH02106861U - - Google Patents
Info
- Publication number
- JPH02106861U JPH02106861U JP1583989U JP1583989U JPH02106861U JP H02106861 U JPH02106861 U JP H02106861U JP 1583989 U JP1583989 U JP 1583989U JP 1583989 U JP1583989 U JP 1583989U JP H02106861 U JPH02106861 U JP H02106861U
- Authority
- JP
- Japan
- Prior art keywords
- hybrid
- wiring pattern
- resistive
- resistive films
- shorting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 claims 1
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
Description
第1図は本考案の実施例のハイブリツドICの
要部の平面図である。第2図は従来例のハイブリ
ツドICの要部の平面図である。
1……配線パターン、2……第1の抵抗膜、3
……第2の抵抗膜、4,5……短絡用ランド。
FIG. 1 is a plan view of the main parts of a hybrid IC according to an embodiment of the present invention. FIG. 2 is a plan view of the main parts of a conventional hybrid IC. 1... Wiring pattern, 2... First resistive film, 3
... Second resistive film, 4, 5 ... Land for short circuit.
Claims (1)
続して抵抗膜を形成してなるハイブリツドICに
おいて、 複数個の抵抗膜を配線パターンを介して直列に
接続するとともに、少なくともその1つの抵抗膜
に、その両端から突出しかつ所定の間隔をおいて
互いに対向する一対の短絡用ランドを形成したこ
とを特徴とするハイブリツドIC。[Claim for Utility Model Registration] In a hybrid IC in which a resistive film is formed by connecting to a wiring pattern formed on the main surface of an insulating substrate, a plurality of resistive films are connected in series via the wiring pattern, and A hybrid IC characterized in that at least one of the resistive films is provided with a pair of shorting lands protruding from both ends thereof and facing each other at a predetermined interval.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1583989U JPH02106861U (en) | 1989-02-14 | 1989-02-14 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1583989U JPH02106861U (en) | 1989-02-14 | 1989-02-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH02106861U true JPH02106861U (en) | 1990-08-24 |
Family
ID=31228247
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1583989U Pending JPH02106861U (en) | 1989-02-14 | 1989-02-14 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH02106861U (en) |
-
1989
- 1989-02-14 JP JP1583989U patent/JPH02106861U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH02106861U (en) | ||
JPH01154669U (en) | ||
JPS6359376U (en) | ||
JPH0470759U (en) | ||
JPH0440558U (en) | ||
JPS6380873U (en) | ||
JPH01112076U (en) | ||
JPH0292905U (en) | ||
JPS63191702U (en) | ||
JPH02129761U (en) | ||
JPS5999478U (en) | Wiring structure of multilayer circuit board | |
JPH03109369U (en) | ||
JPS62103317U (en) | ||
JPH0241471U (en) | ||
JPH01107169U (en) | ||
JPH0321810U (en) | ||
JPH01129861U (en) | ||
JPH02120858U (en) | ||
JPH02122479U (en) | ||
JPH0256476U (en) | ||
JPH0415869U (en) | ||
JPS63165877U (en) | ||
JPS6448063U (en) | ||
JPS6280349U (en) | ||
JPS6387845U (en) |