JPH0210579B2 - - Google Patents

Info

Publication number
JPH0210579B2
JPH0210579B2 JP59207188A JP20718884A JPH0210579B2 JP H0210579 B2 JPH0210579 B2 JP H0210579B2 JP 59207188 A JP59207188 A JP 59207188A JP 20718884 A JP20718884 A JP 20718884A JP H0210579 B2 JPH0210579 B2 JP H0210579B2
Authority
JP
Japan
Prior art keywords
semiconductor device
resin
chip mounting
fins
mounting bed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59207188A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6185846A (ja
Inventor
Takahiro Kuroiwa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59207188A priority Critical patent/JPS6185846A/ja
Publication of JPS6185846A publication Critical patent/JPS6185846A/ja
Publication of JPH0210579B2 publication Critical patent/JPH0210579B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/461—Leadframes specially adapted for cooling
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP59207188A 1984-10-04 1984-10-04 樹脂封止型半導体装置 Granted JPS6185846A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59207188A JPS6185846A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59207188A JPS6185846A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Publications (2)

Publication Number Publication Date
JPS6185846A JPS6185846A (ja) 1986-05-01
JPH0210579B2 true JPH0210579B2 (https=) 1990-03-08

Family

ID=16535702

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59207188A Granted JPS6185846A (ja) 1984-10-04 1984-10-04 樹脂封止型半導体装置

Country Status (1)

Country Link
JP (1) JPS6185846A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19639183A1 (de) * 1996-09-24 1998-04-02 Siemens Ag Anschlußrahmen für ein mikroelektronisches Bauteil, Verfahren zu dessen Herstellung und den Anschlußrahmen umfassendes mikroelektronisches Bauteil

Also Published As

Publication number Publication date
JPS6185846A (ja) 1986-05-01

Similar Documents

Publication Publication Date Title
US7781265B2 (en) DFN semiconductor package having reduced electrical resistance
US6420779B1 (en) Leadframe based chip scale package and method of producing the same
US6566164B1 (en) Exposed copper strap in a semiconductor package
US6157074A (en) Lead frame adapted for variable sized devices, semiconductor package with such lead frame and method for using same
US7321162B1 (en) Semiconductor package having reduced thickness
KR940007757Y1 (ko) 반도체 패키지
US8575742B1 (en) Semiconductor device with increased I/O leadframe including power bars
US7847392B1 (en) Semiconductor device including leadframe with increased I/O
JP2000133767A (ja) 積層化半導体パッケ―ジ及びその製造方法
KR19980032479A (ko) 표면 설치 to-220 패키지 및 그의 제조 공정
US7102208B1 (en) Leadframe and semiconductor package with improved solder joint strength
JP2905609B2 (ja) 樹脂封止型半導体装置
US20060145312A1 (en) Dual flat non-leaded semiconductor package
JPH0210579B2 (https=)
JP2002076234A (ja) 樹脂封止型半導体装置
KR0148078B1 (ko) 연장된 리드를 갖는 리드 온 칩용 리드프레임
JP3920753B2 (ja) 半導体装置及びそれを組み込んだ電子装置
US7951651B2 (en) Dual flat non-leaded semiconductor package
JP2001135767A (ja) 半導体装置およびその製造方法
KR19990086280A (ko) 반도체 패키지
JPH0314229B2 (https=)
JPH05259343A (ja) 半導体モジュールの製造方法
JPS5986251A (ja) 樹脂封止型半導体装置用リ−ドフレ−ム
JPH11354673A (ja) 半導体装置
KR100252862B1 (ko) 반도체 패키지 및 그의 제조방법