JPH0161265B2 - - Google Patents
Info
- Publication number
- JPH0161265B2 JPH0161265B2 JP57210144A JP21014482A JPH0161265B2 JP H0161265 B2 JPH0161265 B2 JP H0161265B2 JP 57210144 A JP57210144 A JP 57210144A JP 21014482 A JP21014482 A JP 21014482A JP H0161265 B2 JPH0161265 B2 JP H0161265B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- stages
- stage
- output
- ring counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
Landscapes
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21014482A JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21014482A JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59100630A JPS59100630A (ja) | 1984-06-09 |
| JPH0161265B2 true JPH0161265B2 (enrdf_load_stackoverflow) | 1989-12-27 |
Family
ID=16584495
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21014482A Granted JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59100630A (enrdf_load_stackoverflow) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4826354A (enrdf_load_stackoverflow) * | 1971-08-10 | 1973-04-06 | ||
| JPS518855A (ja) * | 1974-07-10 | 1976-01-24 | Nippon Electric Co | Deijitarukurotsukubunshukairo |
-
1982
- 1982-11-30 JP JP21014482A patent/JPS59100630A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59100630A (ja) | 1984-06-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH08321183A (ja) | 半導体記憶装置のデータ入力回路 | |
| JPH0763135B2 (ja) | 半導体集積論理回路 | |
| GB1387882A (en) | Asynchronous buffer device | |
| US6255870B1 (en) | Apparatus for compensating locking error in high speed memory device with delay locked loop | |
| JP4965866B2 (ja) | 自動初期化型周波数分割器 | |
| JPH0113659B2 (enrdf_load_stackoverflow) | ||
| EP0766402B1 (en) | Counter circuit | |
| JPH06311127A (ja) | ディジタルデータ調停装置 | |
| JPH10512084A (ja) | インターリーブド及び順次カウンタ | |
| JPH0161265B2 (enrdf_load_stackoverflow) | ||
| US6240028B1 (en) | Simplified peripheral logic for memory device | |
| US5778037A (en) | Method for the resetting of a shift register and associated register | |
| US7276942B2 (en) | Method for configurably enabling pulse clock generation for multiple signaling modes | |
| JP2924100B2 (ja) | 状態遷移回路 | |
| JP3134354B2 (ja) | 動作モード設定装置 | |
| JP2984429B2 (ja) | 半導体集積回路 | |
| JP3236235B2 (ja) | トグルフリップフロップ | |
| JPS6160456B2 (enrdf_load_stackoverflow) | ||
| JP2000011637A (ja) | Fifo型記憶装置 | |
| JPH07120255B2 (ja) | ビットバッファ回路 | |
| KR930007789Y1 (ko) | 글리치에 따른 시스템 리세트 방지회로 | |
| KR100199190B1 (ko) | 데이타 포착회로 | |
| JP2565103B2 (ja) | 出力回路 | |
| JPH0422220A (ja) | タイマー回路 | |
| JPH05122207A (ja) | n段ジツタ吸収回路 |