JPS59100630A - リングカウンタ回路 - Google Patents
リングカウンタ回路Info
- Publication number
- JPS59100630A JPS59100630A JP21014482A JP21014482A JPS59100630A JP S59100630 A JPS59100630 A JP S59100630A JP 21014482 A JP21014482 A JP 21014482A JP 21014482 A JP21014482 A JP 21014482A JP S59100630 A JPS59100630 A JP S59100630A
- Authority
- JP
- Japan
- Prior art keywords
- stage
- circuit
- output
- level
- ring counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
Landscapes
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21014482A JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21014482A JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59100630A true JPS59100630A (ja) | 1984-06-09 |
JPH0161265B2 JPH0161265B2 (enrdf_load_stackoverflow) | 1989-12-27 |
Family
ID=16584495
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21014482A Granted JPS59100630A (ja) | 1982-11-30 | 1982-11-30 | リングカウンタ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59100630A (enrdf_load_stackoverflow) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4826354A (enrdf_load_stackoverflow) * | 1971-08-10 | 1973-04-06 | ||
JPS518855A (ja) * | 1974-07-10 | 1976-01-24 | Nippon Electric Co | Deijitarukurotsukubunshukairo |
-
1982
- 1982-11-30 JP JP21014482A patent/JPS59100630A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4826354A (enrdf_load_stackoverflow) * | 1971-08-10 | 1973-04-06 | ||
JPS518855A (ja) * | 1974-07-10 | 1976-01-24 | Nippon Electric Co | Deijitarukurotsukubunshukairo |
Also Published As
Publication number | Publication date |
---|---|
JPH0161265B2 (enrdf_load_stackoverflow) | 1989-12-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2006190441A (ja) | 同期式半導体装置用のレイテンシ制御装置及びレイテンシ制御方法 | |
KR100238869B1 (ko) | 버스트 모드 신호를 제공하기 위한 반도체 메모리 장치 | |
KR100359157B1 (ko) | 라이트 명령어 레이턴시회로 및 그 제어방법 | |
CN110349606B (zh) | 半导体存储器件及其操作方法 | |
JPS59100630A (ja) | リングカウンタ回路 | |
US6914850B2 (en) | Address buffer having (N/2) stages | |
JPH10512084A (ja) | インターリーブド及び順次カウンタ | |
JPH05206792A (ja) | フリップフロップ回路 | |
JPS6066517A (ja) | クロック切換回路 | |
US7276942B2 (en) | Method for configurably enabling pulse clock generation for multiple signaling modes | |
US6240028B1 (en) | Simplified peripheral logic for memory device | |
KR19990029006A (ko) | 확장 칩 선택 리셋 장치 및 방법 | |
JP4468564B2 (ja) | パルス幅変調回路 | |
TWI771785B (zh) | 資料先進先出(fifo)電路 | |
JP2924100B2 (ja) | 状態遷移回路 | |
KR100976406B1 (ko) | 플립플롭 및 그를 포함하는 반도체 메모리 장치 | |
KR100853465B1 (ko) | 내부리드신호 생성회로와 이를 포함하는 반도체 메모리장치 | |
JP2670905B2 (ja) | カウンタ | |
JPS60134623A (ja) | 1相式スタテイツク型dフリツプフロツプ回路 | |
JPS6160456B2 (enrdf_load_stackoverflow) | ||
JPS63253592A (ja) | 集積回路 | |
JP2565103B2 (ja) | 出力回路 | |
CN114675801A (zh) | 数据先进先出电路 | |
CN113628646A (zh) | 控制时钟发生的电子器件 | |
JPH0946185A (ja) | フリップフロップ、順序回路及び半導体装置 |