JPH0157536B2 - - Google Patents
Info
- Publication number
- JPH0157536B2 JPH0157536B2 JP58249222A JP24922283A JPH0157536B2 JP H0157536 B2 JPH0157536 B2 JP H0157536B2 JP 58249222 A JP58249222 A JP 58249222A JP 24922283 A JP24922283 A JP 24922283A JP H0157536 B2 JPH0157536 B2 JP H0157536B2
- Authority
- JP
- Japan
- Prior art keywords
- channel mos
- mos transistor
- level
- output
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
- 
        - H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/09425—Multistate logic
 
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58249222A JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP58249222A JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS60141021A JPS60141021A (ja) | 1985-07-26 | 
| JPH0157536B2 true JPH0157536B2 (en:Method) | 1989-12-06 | 
Family
ID=17189731
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP58249222A Granted JPS60141021A (ja) | 1983-12-28 | 1983-12-28 | 4値出力回路 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS60141021A (en:Method) | 
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPH02155043A (ja) * | 1988-12-07 | 1990-06-14 | Aputo Instr Kk | 真理値発生基本回路および真理値発生回路 | 
| EP2419910B1 (de) | 2009-04-16 | 2014-04-16 | Siemens Aktiengesellschaft | Wicklung und herstellungsverfarhen einer wicklung | 
- 
        1983
        - 1983-12-28 JP JP58249222A patent/JPS60141021A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS60141021A (ja) | 1985-07-26 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JP3562725B2 (ja) | 出力バッファ回路、および入出力バッファ回路 | |
| US5095230A (en) | Data output circuit of semiconductor device | |
| KR970001697B1 (ko) | 레벨 변환 회로 | |
| JPH10209852A (ja) | レベルシフター | |
| KR940025178A (ko) | 데이터 출력회로 | |
| JPH0157536B2 (en:Method) | ||
| JP4048232B2 (ja) | レベルシフト回路 | |
| JPS6070822A (ja) | 半導体集積回路 | |
| US6426658B1 (en) | Buffers with reduced voltage input/output signals | |
| US5289061A (en) | Output gate for a semiconductor IC | |
| JPH04269011A (ja) | レベルシフト回路 | |
| JPH0437217A (ja) | 論理レベル変換回路 | |
| US6972594B2 (en) | Level-shifting circuit | |
| JP3249293B2 (ja) | 半導体集積回路 | |
| JP3093410B2 (ja) | オープンドレイン型出力回路 | |
| JPS6376472A (ja) | トランスフアゲ−ト回路 | |
| JP3066645B2 (ja) | 半導体装置 | |
| EP0452675A2 (en) | Buffer circuit for logic level conversion | |
| JP3031090B2 (ja) | 出力ポート回路 | |
| JPS6025323A (ja) | 半導体集積回路 | |
| JPH04372220A (ja) | 半導体装置 | |
| JPH0411410A (ja) | 集積回路 | |
| JPH07114361A (ja) | 3値出力回路 | |
| JP2550942B2 (ja) | Cmos型論理集積回路 | |
| JPH0262113A (ja) | バッファ回路 |