JPH0156411B2 - - Google Patents
Info
- Publication number
- JPH0156411B2 JPH0156411B2 JP59249307A JP24930784A JPH0156411B2 JP H0156411 B2 JPH0156411 B2 JP H0156411B2 JP 59249307 A JP59249307 A JP 59249307A JP 24930784 A JP24930784 A JP 24930784A JP H0156411 B2 JPH0156411 B2 JP H0156411B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- address
- write
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 38
- 238000012545 processing Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 14
- 230000000694 effects Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000012805 post-processing Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000010200 validation analysis Methods 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59249307A JPS61127050A (ja) | 1984-11-26 | 1984-11-26 | メモリ制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59249307A JPS61127050A (ja) | 1984-11-26 | 1984-11-26 | メモリ制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61127050A JPS61127050A (ja) | 1986-06-14 |
JPH0156411B2 true JPH0156411B2 (enrdf_load_stackoverflow) | 1989-11-30 |
Family
ID=17191037
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59249307A Granted JPS61127050A (ja) | 1984-11-26 | 1984-11-26 | メモリ制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61127050A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6151661A (en) * | 1994-03-03 | 2000-11-21 | International Business Machines Corporation | Cache memory storage space management system and method |
JP2004303232A (ja) * | 2003-03-20 | 2004-10-28 | Matsushita Electric Ind Co Ltd | データメモリキャッシュ装置及びデータメモリキャッシュシステム |
-
1984
- 1984-11-26 JP JP59249307A patent/JPS61127050A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61127050A (ja) | 1986-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4593354A (en) | Disk cache system | |
US20070016719A1 (en) | Memory device including nonvolatile memory and memory controller | |
EP0019358B1 (en) | Hierarchical data storage system | |
JPH05210585A (ja) | キャッシュ管理システム | |
WO2004061673A2 (en) | Method and apparatus for block oriented memory management provided in smart card controllers | |
JPS6111865A (ja) | メモリアクセス制御方式 | |
US5241639A (en) | Method for updating data from a cache address location to main memory and maintaining the cache address in registration memory | |
JPH0115903B2 (enrdf_load_stackoverflow) | ||
JPH0156411B2 (enrdf_load_stackoverflow) | ||
US4424564A (en) | Data processing system providing dual storage of reference bits | |
JPH044617B2 (enrdf_load_stackoverflow) | ||
JPS6194159A (ja) | メモリ装置 | |
JP3335919B2 (ja) | ディスクキャッシュ制御装置 | |
JPH0255812B2 (enrdf_load_stackoverflow) | ||
EP0400851A2 (en) | Efficient cache utilizing a store buffer | |
JP3190661B2 (ja) | 情報処理システム | |
JPH02188849A (ja) | キャッシュメモリ方式 | |
JPH05100926A (ja) | 入出力管理方式 | |
JP3219810B2 (ja) | データ処理装置 | |
JPH0689228A (ja) | キャッシュメモリ制御装置 | |
JPH06266623A (ja) | キャッシュメモリ及びキャッシュメモリ制御方法 | |
JPH10133948A (ja) | キャッシュメモリ装置 | |
JP3074897B2 (ja) | メモリ回路 | |
JPH05257807A (ja) | キャッシュメモリ制御装置 | |
JPS589452B2 (ja) | フア−ムウエアホウシキ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |