JPH0151059B2 - - Google Patents

Info

Publication number
JPH0151059B2
JPH0151059B2 JP58093702A JP9370283A JPH0151059B2 JP H0151059 B2 JPH0151059 B2 JP H0151059B2 JP 58093702 A JP58093702 A JP 58093702A JP 9370283 A JP9370283 A JP 9370283A JP H0151059 B2 JPH0151059 B2 JP H0151059B2
Authority
JP
Japan
Prior art keywords
base plate
heat dissipation
resin
dissipation base
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58093702A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59218759A (ja
Inventor
Takashi Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58093702A priority Critical patent/JPS59218759A/ja
Publication of JPS59218759A publication Critical patent/JPS59218759A/ja
Publication of JPH0151059B2 publication Critical patent/JPH0151059B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP58093702A 1983-05-27 1983-05-27 半導体装置 Granted JPS59218759A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58093702A JPS59218759A (ja) 1983-05-27 1983-05-27 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58093702A JPS59218759A (ja) 1983-05-27 1983-05-27 半導体装置

Publications (2)

Publication Number Publication Date
JPS59218759A JPS59218759A (ja) 1984-12-10
JPH0151059B2 true JPH0151059B2 (enrdf_load_html_response) 1989-11-01

Family

ID=14089731

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58093702A Granted JPS59218759A (ja) 1983-05-27 1983-05-27 半導体装置

Country Status (1)

Country Link
JP (1) JPS59218759A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5886400A (en) * 1995-08-31 1999-03-23 Motorola, Inc. Semiconductor device having an insulating layer and method for making
JP3740117B2 (ja) * 2002-11-13 2006-02-01 三菱電機株式会社 電力用半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5631874Y2 (enrdf_load_html_response) * 1976-02-27 1981-07-29
JPS5753947A (en) * 1980-09-17 1982-03-31 Hitachi Ltd Transistor and electronic device containing it

Also Published As

Publication number Publication date
JPS59218759A (ja) 1984-12-10

Similar Documents

Publication Publication Date Title
US6194777B1 (en) Leadframes with selective palladium plating
US5122858A (en) Lead frame having polymer coated surface portions
US5073521A (en) Method for housing a tape-bonded electronic device and the package employed
US5945733A (en) Structure for attaching a semiconductor wafer section to a support
EP1480270B1 (en) Packaging component and semiconductor package
JP2001110971A (ja) 半導体パッケージ用リードフレーム及びその製造方法
JPS59109356A (ja) 気密性の良好な密封ケ−シング、及びその製造方法
US6519845B1 (en) Wire bonding to dual metal covered pad surfaces
EP1218939A2 (en) Lead frame laminate and method for manufacturing semiconductor parts
JPS6050343B2 (ja) 半導体装置製造用リ−ドフレ−ム
JPS59161850A (ja) 樹脂封止型半導体装置およびそれに用いるリ−ドフレ−ム
JPS6243343B2 (enrdf_load_html_response)
JP4591362B2 (ja) 電子装置の製造方法
JPH0151059B2 (enrdf_load_html_response)
US9570325B2 (en) Packaged semiconductor devices having ribbon wires
JPH03149865A (ja) リードフレーム
JPS60195955A (ja) 半導体装置
JP2000068303A (ja) 半導体装置の製造方法
JP3186408B2 (ja) 多層リードフレーム及びその製造方法
JP3049478B2 (ja) 半導体装置用リードフレーム及びその製造方法
JP2017500750A (ja) リードフレーム表面を処理するための方法および処理されたリードフレーム表面を有するデバイス
JPS634945B2 (enrdf_load_html_response)
JPH0362959A (ja) リードフレームの製造方法
JPH0722559A (ja) リードフレーム
JPH01115151A (ja) 半導体装置用リードフレーム