JPH0150142B2 - - Google Patents
Info
- Publication number
- JPH0150142B2 JPH0150142B2 JP57099834A JP9983482A JPH0150142B2 JP H0150142 B2 JPH0150142 B2 JP H0150142B2 JP 57099834 A JP57099834 A JP 57099834A JP 9983482 A JP9983482 A JP 9983482A JP H0150142 B2 JPH0150142 B2 JP H0150142B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- decoding
- compressed data
- memory
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9983482A JPS58218259A (ja) | 1982-06-10 | 1982-06-10 | 圧縮デ−タのデコ−ド方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9983482A JPS58218259A (ja) | 1982-06-10 | 1982-06-10 | 圧縮デ−タのデコ−ド方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58218259A JPS58218259A (ja) | 1983-12-19 |
| JPH0150142B2 true JPH0150142B2 (enExample) | 1989-10-27 |
Family
ID=14257838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9983482A Granted JPS58218259A (ja) | 1982-06-10 | 1982-06-10 | 圧縮デ−タのデコ−ド方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58218259A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS573471A (en) * | 1980-06-09 | 1982-01-08 | Mitsubishi Electric Corp | Decoder |
-
1982
- 1982-06-10 JP JP9983482A patent/JPS58218259A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58218259A (ja) | 1983-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0346850B2 (enExample) | ||
| JPS6041769B2 (ja) | アドレス指定方式 | |
| JPH0150142B2 (enExample) | ||
| KR950009687B1 (ko) | 프로그램어블 로직 콘트롤러용 고속 래더명령 처리장치 | |
| JPH0150143B2 (enExample) | ||
| US5572681A (en) | Speech codec and a method of processing a speech signal with speech codec | |
| JPS6059433A (ja) | バツフア制御回路 | |
| JPS59193513A (ja) | インタ−リ−ブ回路 | |
| JP3398440B2 (ja) | 入力チャンネル状態データ処理方式 | |
| JP2849804B2 (ja) | メモリーアクセスのインターフェイス回路及びメモリーアクセスの方法 | |
| JPS6362083A (ja) | 射影デ−タ生成方式 | |
| JPS5863283A (ja) | 順序変換回路 | |
| JP3557895B2 (ja) | メモリクリア装置 | |
| JPS5919376B2 (ja) | バツフアメモリのコントロ−ル方式 | |
| JPS62152002A (ja) | プログラマブルコントロ−ラ | |
| JP2595707B2 (ja) | メモリ装置 | |
| SU1642460A1 (ru) | Устройство дл вывода данных из микрокалькул тора | |
| JPS6081947A (ja) | ダブルバッファ回路 | |
| JPS5914825B2 (ja) | メモリ制御方式 | |
| JPH07123488A (ja) | 回線接続設定方式 | |
| JPS6017798A (ja) | 音声合成装置 | |
| JPS6180430A (ja) | パイプライン制御型情報処理装置 | |
| JPS6323582B2 (enExample) | ||
| JPH0619737B2 (ja) | メモリアクセス装置 | |
| JPS639254B2 (enExample) |