JPH0150114B2 - - Google Patents
Info
- Publication number
- JPH0150114B2 JPH0150114B2 JP56019216A JP1921681A JPH0150114B2 JP H0150114 B2 JPH0150114 B2 JP H0150114B2 JP 56019216 A JP56019216 A JP 56019216A JP 1921681 A JP1921681 A JP 1921681A JP H0150114 B2 JPH0150114 B2 JP H0150114B2
- Authority
- JP
- Japan
- Prior art keywords
- type
- layer
- well
- potential
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56019216A JPS57133668A (en) | 1981-02-12 | 1981-02-12 | Semiconductor memory storage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56019216A JPS57133668A (en) | 1981-02-12 | 1981-02-12 | Semiconductor memory storage |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57133668A JPS57133668A (en) | 1982-08-18 |
JPH0150114B2 true JPH0150114B2 (en。) | 1989-10-27 |
Family
ID=11993173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56019216A Granted JPS57133668A (en) | 1981-02-12 | 1981-02-12 | Semiconductor memory storage |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57133668A (en。) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1995011492A1 (fr) * | 1993-10-21 | 1995-04-27 | Omron Corporation | Systeme d'entree de caracteres capable d'entrer des caracteres de deux manieres et roc utilise a cet effet |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60136253A (ja) * | 1983-12-24 | 1985-07-19 | Toshiba Corp | C−mos半導体メモリ |
US4646425A (en) * | 1984-12-10 | 1987-03-03 | Solid State Scientific, Inc. | Method for making a self-aligned CMOS EPROM wherein the EPROM floating gate and CMOS gates are made from one polysilicon layer |
FR2577338B1 (fr) * | 1985-02-12 | 1987-03-06 | Eurotechnique Sa | Procede de fabrication d'une memoire dynamique en circuit integre et memoire obtenue par ce procede |
JPS6251252A (ja) * | 1985-08-30 | 1987-03-05 | Toshiba Corp | ランダムアクセスメモリ |
JPS6251251A (ja) * | 1985-08-30 | 1987-03-05 | Toshiba Corp | スタテイツク型ランダムアクセスメモリ |
US6740958B2 (en) | 1985-09-25 | 2004-05-25 | Renesas Technology Corp. | Semiconductor memory device |
US5324982A (en) | 1985-09-25 | 1994-06-28 | Hitachi, Ltd. | Semiconductor memory device having bipolar transistor and structure to avoid soft error |
JPH01109762A (ja) * | 1987-10-22 | 1989-04-26 | Oki Electric Ind Co Ltd | 半導体メモリ装置 |
JPH01253264A (ja) * | 1988-03-31 | 1989-10-09 | Sharp Corp | 半導体集積回路 |
JPH0267759A (ja) * | 1988-09-01 | 1990-03-07 | Nec Corp | 半導体記憶装置 |
JP2503707B2 (ja) * | 1990-02-07 | 1996-06-05 | 三菱電機株式会社 | 半導体記憶装置 |
US5696721A (en) * | 1995-05-05 | 1997-12-09 | Texas Instruments Incorporated | Dynamic random access memory having row decoder with level translator for driving a word line voltage above and below an operating supply voltage range |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5354987A (en) * | 1976-10-29 | 1978-05-18 | Hitachi Ltd | Complementary type mos semiconductor memory |
JPS6050066B2 (ja) * | 1978-03-27 | 1985-11-06 | 超エル・エス・アイ技術研究組合 | Mos半導体集積回路装置 |
JPS5554958U (en。) * | 1978-10-09 | 1980-04-14 |
-
1981
- 1981-02-12 JP JP56019216A patent/JPS57133668A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1995011492A1 (fr) * | 1993-10-21 | 1995-04-27 | Omron Corporation | Systeme d'entree de caracteres capable d'entrer des caracteres de deux manieres et roc utilise a cet effet |
Also Published As
Publication number | Publication date |
---|---|
JPS57133668A (en) | 1982-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0014388B1 (en) | Semiconductor memory device | |
US5281842A (en) | Dynamic random access memory with isolated well structure | |
JP3057661B2 (ja) | 半導体装置 | |
US6531363B2 (en) | Method for manufacturing a semiconductor integrated circuit of triple well structure | |
EP0175378A2 (en) | Dynamic random access memory (DRAM) | |
US4646118A (en) | Semiconductor memory device | |
US4849801A (en) | Semiconductor memory device having increased capacitance for the storing nodes of the memory cells | |
US6600186B1 (en) | Process technology architecture of embedded DRAM | |
US4084108A (en) | Integrated circuit device | |
JPH0150114B2 (en。) | ||
JPH0132660B2 (en。) | ||
US4780751A (en) | Semiconductor integrated circuit device | |
US4622570A (en) | Semiconductor memory | |
US5010379A (en) | Semiconductor memory device with two storage nodes | |
JPS6050066B2 (ja) | Mos半導体集積回路装置 | |
JP2694815B2 (ja) | 半導体装置およびその製造方法 | |
JPH08139206A (ja) | 半導体装置およびその製造方法 | |
US4866494A (en) | Semiconductor memory device having a plurality of memory cells of single transistor type | |
US4706107A (en) | IC memory cells with reduced alpha particle influence | |
US4152779A (en) | MOS ram cell having improved refresh time | |
EP0224213A2 (en) | Semiconductor memory device | |
KR960000955B1 (ko) | 반도체 기억 장치 및 그 제조 방법 | |
JP2554332B2 (ja) | 1トランジスタ型ダイナミツクメモリセル | |
US5424566A (en) | DRAM cell capacitor | |
JP2515033B2 (ja) | 半導体スタティックメモリ装置の製造方法 |