JPH0142412B2 - - Google Patents
Info
- Publication number
- JPH0142412B2 JPH0142412B2 JP8207983A JP8207983A JPH0142412B2 JP H0142412 B2 JPH0142412 B2 JP H0142412B2 JP 8207983 A JP8207983 A JP 8207983A JP 8207983 A JP8207983 A JP 8207983A JP H0142412 B2 JPH0142412 B2 JP H0142412B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- data
- transmission signal
- circuit
- zero transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/74—Selecting or encoding within a word the position of one or more bits having a specified value, e.g. most or least significant one or zero detection, priority encoders
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8207983A JPS59206942A (ja) | 1983-05-11 | 1983-05-11 | 先行壱検出回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8207983A JPS59206942A (ja) | 1983-05-11 | 1983-05-11 | 先行壱検出回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59206942A JPS59206942A (ja) | 1984-11-22 |
| JPH0142412B2 true JPH0142412B2 (OSRAM) | 1989-09-12 |
Family
ID=13764448
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8207983A Granted JPS59206942A (ja) | 1983-05-11 | 1983-05-11 | 先行壱検出回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59206942A (OSRAM) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2173617B (en) * | 1985-03-18 | 1988-08-24 | Texas Instruments Ltd | Apparatus for locating and indicating the position of an end }1} bit of a number in a multi-bit number format |
| JPS6419430A (en) * | 1987-07-15 | 1989-01-23 | Fujitsu Ltd | Priority encoder |
| JPH01180626A (ja) * | 1988-01-12 | 1989-07-18 | Mitsubishi Electric Corp | 優先順位分解器 |
| JPH0410029A (ja) * | 1990-04-27 | 1992-01-14 | Nec Corp | 先行1検出回路 |
-
1983
- 1983-05-11 JP JP8207983A patent/JPS59206942A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59206942A (ja) | 1984-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0127988B1 (en) | A normalizing circuit | |
| JP2674754B2 (ja) | バレル・シフタ | |
| US4707800A (en) | Adder/substractor for variable length numbers | |
| US5568410A (en) | Method and apparatus for determining the amount of leading zeros or ones in a binary data field | |
| JPH02138620A (ja) | 数値量を計算する方法および数値データ処理装置 | |
| EP0328619B1 (en) | Apparatus and method for using a single carry chain for leading one detection and for ''sticky'' bit calculation | |
| US5027310A (en) | Carry chain incrementer and/or decrementer circuit | |
| JPS62196767A (ja) | パイプライン構成の浮動小数点数アキユムレ−タ回路 | |
| EP0234495B1 (en) | Arithmetic circuit capable of executing floating point operations and fixed point operations | |
| EP0408353B1 (en) | Semiconductor integrated circuit | |
| US5321640A (en) | Priority encoder and method of operation | |
| JPH0142412B2 (OSRAM) | ||
| US5923574A (en) | Optimized, combined leading zeros counter and shifter | |
| US5798952A (en) | Leading bit anticipator | |
| US20030140074A1 (en) | Leading Zero Anticipatory (LZA) algorithm and logic for high speed arithmetic units | |
| CA1085961A (en) | One-bit-out-of-n-bit checking circuit | |
| KR910001708B1 (ko) | 중앙처리장치 | |
| JP3090330B2 (ja) | 出力信号発生装置及びその方法並びにfifoメモリ | |
| EP0827068B1 (en) | Floating point number data processing means | |
| JP3106525B2 (ja) | 加算方式及びその回路 | |
| JPS61275936A (ja) | 条件決定装置 | |
| US4907185A (en) | Program-controlled computer with an interrupt capability for floating-point operation | |
| KR100310298B1 (ko) | 데이터 전송 제어 회로 | |
| JP2908117B2 (ja) | ベクトル演算処理装置 | |
| JP3026268B2 (ja) | 論理回路 |