JPH0139343Y2 - - Google Patents
Info
- Publication number
- JPH0139343Y2 JPH0139343Y2 JP1983197469U JP19746983U JPH0139343Y2 JP H0139343 Y2 JPH0139343 Y2 JP H0139343Y2 JP 1983197469 U JP1983197469 U JP 1983197469U JP 19746983 U JP19746983 U JP 19746983U JP H0139343 Y2 JPH0139343 Y2 JP H0139343Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- key
- pulse
- output
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Lock And Its Accessories (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1983197469U JPS60104552U (ja) | 1983-12-22 | 1983-12-22 | 電子キ−装置 |
US06/881,582 US4691201A (en) | 1983-12-07 | 1986-07-02 | Encoded signal device with self-contained clock generation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1983197469U JPS60104552U (ja) | 1983-12-22 | 1983-12-22 | 電子キ−装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60104552U JPS60104552U (ja) | 1985-07-17 |
JPH0139343Y2 true JPH0139343Y2 (enrdf_load_stackoverflow) | 1989-11-24 |
Family
ID=30755782
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1983197469U Granted JPS60104552U (ja) | 1983-12-07 | 1983-12-22 | 電子キ−装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60104552U (enrdf_load_stackoverflow) |
-
1983
- 1983-12-22 JP JP1983197469U patent/JPS60104552U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60104552U (ja) | 1985-07-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS59230348A (ja) | ネットワ−クシステム | |
JPH0139343Y2 (enrdf_load_stackoverflow) | ||
TW200409122A (en) | Circuit and method for generating mode register set code | |
JPS5923647A (ja) | 直列デ−タ信号の変換方法および変換回路 | |
Serizawa | Three‐state neumann neighbor cellular automata capable of constructing self‐reproducing machines | |
JPS5855B2 (ja) | キロクバイタイニ ジヨウホウオ キロクサイセイスルホウホウト ソウチ | |
KR19980026460A (ko) | 반도체 메모리장치 | |
US20090240460A1 (en) | Test circuit for performing multiple test modes | |
EP0466934B1 (en) | Data carrier | |
JPS58129621A (ja) | タイミング・パルス分配装置 | |
JP2003255025A (ja) | 半導体集積回路 | |
JPH0560133B2 (enrdf_load_stackoverflow) | ||
JP2891592B2 (ja) | サーボ情報抽出装置およびサーボマーク検出装置およびウインドウ生成装置 | |
KR930004178B1 (ko) | 반도체 기억장치의 테스트회로 | |
US4691201A (en) | Encoded signal device with self-contained clock generation | |
JP2830730B2 (ja) | ダイナミックメモリ | |
SU892663A1 (ru) | MS-триггер | |
SU1508287A1 (ru) | Запоминающее устройство с контролем | |
JPH021738Y2 (enrdf_load_stackoverflow) | ||
SU1597881A1 (ru) | Устройство дл контрол дискретных сигналов | |
JP3134237B2 (ja) | キースキャン回路 | |
JPS63284380A (ja) | 符号化信号装置 | |
JPH01202021A (ja) | 書き込みタイミング信号発生回路 | |
JPS5853257A (ja) | デイジタルデ−タ受信回路 | |
SU1247942A2 (ru) | Устройство дл контрол аппарата магнитной записи |