Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU LtdfiledCriticalPFU Ltd
Priority to JP18573381ApriorityCriticalpatent/JPS5886645A/ja
Publication of JPS5886645ApublicationCriticalpatent/JPS5886645A/ja
Publication of JPH0136126B2publicationCriticalpatent/JPH0136126B2/ja
G06F9/00—Arrangements for program control, e.g. control units
G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
G06F9/46—Multiprogramming arrangements
G06F9/48—Program initiating; Program switching, e.g. by interrupt
G06F9/4806—Task transfer initiation or dispatching
G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
System for implementing peripheral device bus mastering in a computer using a list processor for asserting and receiving control signals external to the DMA controller