JPH0317137B2 - - Google Patents
Info
- Publication number
- JPH0317137B2 JPH0317137B2 JP13141783A JP13141783A JPH0317137B2 JP H0317137 B2 JPH0317137 B2 JP H0317137B2 JP 13141783 A JP13141783 A JP 13141783A JP 13141783 A JP13141783 A JP 13141783A JP H0317137 B2 JPH0317137 B2 JP H0317137B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- signal
- priority
- flip
- interrupt request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13141783A JPS6022248A (ja) | 1983-07-19 | 1983-07-19 | 割込み制御装置 |
| DE8484304947T DE3472177D1 (en) | 1983-07-19 | 1984-07-19 | Apparatus for controlling a plurality of interruption processings |
| US06/632,190 US4807117A (en) | 1983-07-19 | 1984-07-19 | Interruption control apparatus |
| EP84304947A EP0132161B1 (en) | 1983-07-19 | 1984-07-19 | Apparatus for controlling a plurality of interruption processings |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13141783A JPS6022248A (ja) | 1983-07-19 | 1983-07-19 | 割込み制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6022248A JPS6022248A (ja) | 1985-02-04 |
| JPH0317137B2 true JPH0317137B2 (enrdf_load_stackoverflow) | 1991-03-07 |
Family
ID=15057472
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13141783A Granted JPS6022248A (ja) | 1983-07-19 | 1983-07-19 | 割込み制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6022248A (enrdf_load_stackoverflow) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0789323B2 (ja) * | 1985-12-20 | 1995-09-27 | 日本電気株式会社 | 多重割込制御方式 |
| JPH0488497U (enrdf_load_stackoverflow) * | 1990-12-14 | 1992-07-31 |
-
1983
- 1983-07-19 JP JP13141783A patent/JPS6022248A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6022248A (ja) | 1985-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR940011670B1 (ko) | 인터럽트 컨트롤러 | |
| EP0443557B1 (en) | Interrupt controller capable of realizing interrupt nesting function | |
| US5630172A (en) | Data transfer control apparatus wherein an externally set value is compared to a transfer count with a comparison of the count values causing a transfer of bus use right | |
| US5815733A (en) | System for handling interrupts in a computer system using asic reset input line coupled to set of status circuits for presetting values in the status circuits | |
| US5072365A (en) | Direct memory access controller using prioritized interrupts for varying bus mastership | |
| US4807117A (en) | Interruption control apparatus | |
| KR920008448B1 (ko) | 데이터 프로세서 | |
| CN110221861B (zh) | 一种cpu寄存器体系结构及其中断处理方法 | |
| US6115767A (en) | Apparatus and method of partially transferring data through bus and bus master control device | |
| JP2854474B2 (ja) | バス使用要求調停装置 | |
| JPH0317137B2 (enrdf_load_stackoverflow) | ||
| US5291606A (en) | Interrupt control unit | |
| JPS594733B2 (ja) | キヨウツウバスセイギヨカイロ | |
| JP3105554B2 (ja) | 割込みコントローラ | |
| JPH01214939A (ja) | シングルチップマイクロコンピュータ | |
| JPH0443302B2 (enrdf_load_stackoverflow) | ||
| JP3093374B2 (ja) | 割り込みコントローラ | |
| EP0454096B1 (en) | Interrupt control circuit and microcomputer system comprising the same | |
| JP2761524B2 (ja) | 並列優先順位判定装置 | |
| JP2635863B2 (ja) | 中央処理装置 | |
| JP2001117862A (ja) | マイクロコンピュータ | |
| JPS6342547A (ja) | 回線制御装置 | |
| JPH04217058A (ja) | 割込みコントローラ | |
| JPH04309134A (ja) | 割り込み制御回路 | |
| JPH0376495B2 (enrdf_load_stackoverflow) |