JPH0134355Y2 - - Google Patents
Info
- Publication number
- JPH0134355Y2 JPH0134355Y2 JP1984105600U JP10560084U JPH0134355Y2 JP H0134355 Y2 JPH0134355 Y2 JP H0134355Y2 JP 1984105600 U JP1984105600 U JP 1984105600U JP 10560084 U JP10560084 U JP 10560084U JP H0134355 Y2 JPH0134355 Y2 JP H0134355Y2
- Authority
- JP
- Japan
- Prior art keywords
- window
- pin
- wiring
- wiring pattern
- wiring layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W70/655—
-
- H10W90/754—
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984105600U JPS6122358U (ja) | 1984-07-12 | 1984-07-12 | ピングリツドアレイパツケ−ジ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1984105600U JPS6122358U (ja) | 1984-07-12 | 1984-07-12 | ピングリツドアレイパツケ−ジ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6122358U JPS6122358U (ja) | 1986-02-08 |
| JPH0134355Y2 true JPH0134355Y2 (enExample) | 1989-10-19 |
Family
ID=30664913
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1984105600U Granted JPS6122358U (ja) | 1984-07-12 | 1984-07-12 | ピングリツドアレイパツケ−ジ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6122358U (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0834280B2 (ja) * | 1989-03-02 | 1996-03-29 | 日本電気株式会社 | 半導体装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57107059A (en) * | 1980-12-25 | 1982-07-03 | Fujitsu Ltd | Semiconductor package |
| JPS5810846A (ja) * | 1981-07-10 | 1983-01-21 | Nec Corp | 半導体装置 |
-
1984
- 1984-07-12 JP JP1984105600U patent/JPS6122358U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6122358U (ja) | 1986-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5332864A (en) | Integrated circuit package having an interposer | |
| US5859387A (en) | Semiconductor device leadframe die attach pad having a raised bond pad | |
| JP4071914B2 (ja) | 半導体素子及びこれを用いた半導体装置 | |
| US5091772A (en) | Semiconductor device and package | |
| US4912603A (en) | High density printed wiring board | |
| KR19990014736A (ko) | 상태밀도된 중심을 가진 주변 매트릭스 볼격자 배열회로 패키지 | |
| JPH07283341A (ja) | 表面取り付け型周辺リード及びボール・グリッド・アレー・パッケージ | |
| JP2881733B2 (ja) | ボトムリード型半導体パッケージ | |
| US5121300A (en) | Lead frame and electronic device employing the same | |
| US5910686A (en) | Cavity down HBGA package structure | |
| JPH0636578Y2 (ja) | 半導体集積回路 | |
| JPH0134355Y2 (enExample) | ||
| JPH1167960A (ja) | 半導体パッケージとその実装基板 | |
| US6657293B1 (en) | Chip scale package in which layout of wiring lines is improved | |
| JP2005026679A (ja) | 半導体装置 | |
| JPH0521698A (ja) | 半導体装置 | |
| JP2890635B2 (ja) | 半導体装置 | |
| JP3090115B2 (ja) | 半導体装置およびその製造方法 | |
| JP3648957B2 (ja) | 半導体装置 | |
| JPH0517709B2 (enExample) | ||
| JP3248117B2 (ja) | 半導体装置 | |
| JP2863287B2 (ja) | 半導体装置のボンディングパッド電極の構造 | |
| JPH02125650A (ja) | 半導体装置用パッケージ | |
| JP3737093B2 (ja) | 半導体装置 | |
| JPH0446451B2 (enExample) |