JPH01251387A - マルチポートメモリ装置 - Google Patents
マルチポートメモリ装置Info
- Publication number
- JPH01251387A JPH01251387A JP63078612A JP7861288A JPH01251387A JP H01251387 A JPH01251387 A JP H01251387A JP 63078612 A JP63078612 A JP 63078612A JP 7861288 A JP7861288 A JP 7861288A JP H01251387 A JPH01251387 A JP H01251387A
- Authority
- JP
- Japan
- Prior art keywords
- data
- port
- output
- memories
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 93
- 238000010168 coupling process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078612A JPH01251387A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63078612A JPH01251387A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01251387A true JPH01251387A (ja) | 1989-10-06 |
| JPH054754B2 JPH054754B2 (enExample) | 1993-01-20 |
Family
ID=13666702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63078612A Granted JPH01251387A (ja) | 1988-03-30 | 1988-03-30 | マルチポートメモリ装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01251387A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6480947B1 (en) | 1998-08-10 | 2002-11-12 | Hitachi, Ltd. | Multiport memory, data processor and data processing system |
| JP2009266176A (ja) * | 2008-04-30 | 2009-11-12 | Digital Electronics Corp | メモリ制御システム |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51129454U (enExample) * | 1975-04-07 | 1976-10-19 |
-
1988
- 1988-03-30 JP JP63078612A patent/JPH01251387A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51129454U (enExample) * | 1975-04-07 | 1976-10-19 |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6480947B1 (en) | 1998-08-10 | 2002-11-12 | Hitachi, Ltd. | Multiport memory, data processor and data processing system |
| US6625686B2 (en) | 1998-08-10 | 2003-09-23 | Hitachi, Ltd. | Multiport memory, data processor and data processing system |
| US6996661B2 (en) | 1998-08-10 | 2006-02-07 | Renesas Technology Corp. | Multiport memory, data processor and data processing system |
| JP2009266176A (ja) * | 2008-04-30 | 2009-11-12 | Digital Electronics Corp | メモリ制御システム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH054754B2 (enExample) | 1993-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5239642A (en) | Data processor with shared control and drive circuitry for both breakpoint and content addressable storage devices | |
| US4237534A (en) | Bus arbiter | |
| US5341500A (en) | Data processor with combined static and dynamic masking of operand for breakpoint operation | |
| EP0248906A1 (en) | Multi-port memory system | |
| US5848258A (en) | Memory bank addressing scheme | |
| JPH0479026B2 (enExample) | ||
| JPS62182862A (ja) | 大容量メモリおよび該大容量メモリを具備するマルチプロセツサシステム | |
| JPH01251387A (ja) | マルチポートメモリ装置 | |
| JP2703418B2 (ja) | 中央演算処理装置 | |
| US3673575A (en) | Microprogrammed common control unit with double format control words | |
| JPH01251388A (ja) | マルチポートメモリ装置 | |
| JPH03238539A (ja) | メモリアクセス制御装置 | |
| JPS61235969A (ja) | メモリ装置 | |
| JPS61256478A (ja) | 並列処理計算機 | |
| JP3436497B2 (ja) | メモリアクセス回路 | |
| JPH0528104A (ja) | マルチプロセツサシステム | |
| JPS63201810A (ja) | 情報処理システムの時刻方式 | |
| JP2943926B2 (ja) | エラー回復制御装置 | |
| JPS62229452A (ja) | 周辺モジユ−ルアクセス方式 | |
| JPH07121483A (ja) | 共有メモリアクセス制御回路 | |
| JPS6258349A (ja) | 複数ポ−トメモリ−装置 | |
| JP2814540B2 (ja) | ポート兼用パラレルインターフェース回路 | |
| JPH03257643A (ja) | 情報処理装置 | |
| JPH01108646A (ja) | テンプレートマッチング回路 | |
| JPH02217944A (ja) | キャッシュメモリにおけるバス監視装置 |