JPH0120511B2 - - Google Patents
Info
- Publication number
- JPH0120511B2 JPH0120511B2 JP11488483A JP11488483A JPH0120511B2 JP H0120511 B2 JPH0120511 B2 JP H0120511B2 JP 11488483 A JP11488483 A JP 11488483A JP 11488483 A JP11488483 A JP 11488483A JP H0120511 B2 JPH0120511 B2 JP H0120511B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- address
- bit
- memory
- storage element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 7
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58114884A JPS607678A (ja) | 1983-06-25 | 1983-06-25 | メモリ構成方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58114884A JPS607678A (ja) | 1983-06-25 | 1983-06-25 | メモリ構成方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS607678A JPS607678A (ja) | 1985-01-16 |
JPH0120511B2 true JPH0120511B2 (de) | 1989-04-17 |
Family
ID=14649079
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58114884A Granted JPS607678A (ja) | 1983-06-25 | 1983-06-25 | メモリ構成方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS607678A (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4796222A (en) * | 1985-10-28 | 1989-01-03 | International Business Machines Corporation | Memory structure for nonsequential storage of block bytes in multi-bit chips |
JP2531162B2 (ja) * | 1986-12-25 | 1996-09-04 | ソニー株式会社 | ビツトブロツクの転送方法 |
JP2944084B2 (ja) * | 1988-04-14 | 1999-08-30 | 日本電気株式会社 | シリアル入出力回路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5817582A (ja) * | 1981-07-06 | 1983-02-01 | ハネウエル・インフオメ−シヨン・システムズ・インコ−ポレ−テツド | 多重ワ−ド・メモリのデ−タ蓄積およびアドレス指定方式 |
-
1983
- 1983-06-25 JP JP58114884A patent/JPS607678A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5817582A (ja) * | 1981-07-06 | 1983-02-01 | ハネウエル・インフオメ−シヨン・システムズ・インコ−ポレ−テツド | 多重ワ−ド・メモリのデ−タ蓄積およびアドレス指定方式 |
Also Published As
Publication number | Publication date |
---|---|
JPS607678A (ja) | 1985-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5966727A (en) | Combination flash memory and dram memory board interleave-bypass memory access method, and memory access device incorporating both the same | |
EP0225059B1 (de) | Halbleiterspeicher | |
JPH0420492B2 (de) | ||
JP3786993B2 (ja) | データ記憶ユニット及び該ユニットを用いたデータ記憶装置 | |
US5095422A (en) | Information transferring method and apparatus for transferring information from one memory area to another memory area | |
JPH0696196A (ja) | 全回転ケース中での高速ページモードの使用 | |
JPH0120511B2 (de) | ||
US4594690A (en) | Digital storage apparatus including sections exhibiting different access speeds | |
US5530934A (en) | Dynamic memory address line decoding | |
JPH0338678B2 (de) | ||
JPH0792734B2 (ja) | メモリ装置 | |
EP0444624A2 (de) | Vorrichtung zur Erzeugung einer Speicherzugriffsadresse | |
JPS61235969A (ja) | メモリ装置 | |
JP3190847B2 (ja) | データ転送制御装置 | |
US5282172A (en) | Look-ahead circuit for fast decode of bankselect signals in EMS systems | |
JPH0233158B2 (de) | ||
JPH0259560B2 (de) | ||
JPS6226548A (ja) | メモリ制御装置 | |
JPS602703B2 (ja) | 記憶装置リ−ド/ライト処理方式 | |
JPS6232818B2 (de) | ||
JPS6292051A (ja) | メモリ装置 | |
JPS6132290A (ja) | メモリ装置 | |
JPH03204049A (ja) | メモリ制御装置 | |
JPH0113118B2 (de) | ||
JPS62231349A (ja) | メモリアクセス装置 |