JPH0120453B2 - - Google Patents
Info
- Publication number
- JPH0120453B2 JPH0120453B2 JP16476182A JP16476182A JPH0120453B2 JP H0120453 B2 JPH0120453 B2 JP H0120453B2 JP 16476182 A JP16476182 A JP 16476182A JP 16476182 A JP16476182 A JP 16476182A JP H0120453 B2 JPH0120453 B2 JP H0120453B2
- Authority
- JP
- Japan
- Prior art keywords
- arithmetic processing
- access
- circuit
- bus
- processing units
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16476182A JPS5953958A (ja) | 1982-09-20 | 1982-09-20 | メモリアクセス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16476182A JPS5953958A (ja) | 1982-09-20 | 1982-09-20 | メモリアクセス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5953958A JPS5953958A (ja) | 1984-03-28 |
JPH0120453B2 true JPH0120453B2 (enrdf_load_stackoverflow) | 1989-04-17 |
Family
ID=15799421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16476182A Granted JPS5953958A (ja) | 1982-09-20 | 1982-09-20 | メモリアクセス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5953958A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63107057U (enrdf_load_stackoverflow) * | 1986-12-26 | 1988-07-11 |
-
1982
- 1982-09-20 JP JP16476182A patent/JPS5953958A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5953958A (ja) | 1984-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2002230977A (ja) | マルチポートメモリのアービタ装置及び半導体装置 | |
JPS6125173B2 (enrdf_load_stackoverflow) | ||
JPH0120453B2 (enrdf_load_stackoverflow) | ||
JPH03668B2 (enrdf_load_stackoverflow) | ||
JPS646489B2 (enrdf_load_stackoverflow) | ||
JPH09231122A (ja) | プロセッサシステム | |
JP2628311B2 (ja) | マイクロコンピュータ | |
JPS59229662A (ja) | 共有メモリ制御回路 | |
JPS6349811B2 (enrdf_load_stackoverflow) | ||
JP2539064B2 (ja) | マイクロプロセッサ | |
JPH086905A (ja) | マルチポートramのアクセス調停回路 | |
JPS6167147A (ja) | 集積回路のスキヤンイン・スキヤンアウト方式 | |
JP2884620B2 (ja) | ディジタル画像処理装置 | |
JP2716284B2 (ja) | 半導体集積回路 | |
JPS6061859A (ja) | マイクロコンピュ−タのデ−タ通信方式 | |
JP3219422B2 (ja) | キャッシュメモリ制御方式 | |
JPH0474254A (ja) | マイクロプロセッサ診断方式 | |
JPS63197260A (ja) | 記憶装置制御方式 | |
JPS63168758A (ja) | マルチバス制御方式 | |
JPH04330549A (ja) | 制御装置 | |
JPH0721078A (ja) | コンピュータシステム | |
JPH0656603B2 (ja) | デ−タ処理システム | |
JPS63829B2 (enrdf_load_stackoverflow) | ||
JPS608968A (ja) | デ−タバツフア制御方式 | |
JPH05127974A (ja) | セマフオビツト回路 |