JPH01159438U - - Google Patents
Info
- Publication number
- JPH01159438U JPH01159438U JP5347988U JP5347988U JPH01159438U JP H01159438 U JPH01159438 U JP H01159438U JP 5347988 U JP5347988 U JP 5347988U JP 5347988 U JP5347988 U JP 5347988U JP H01159438 U JPH01159438 U JP H01159438U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- serial
- parallel
- correction delay
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Description
第１図は本考案実施例におけるＰＣＭ受信回路
のブロツク図である。
１：補正用遅延回路、１ａ：データ補正用の遅
延回路、１ｂ：クロツク補正用の遅延回路、２：
遅延量制御回路、３：シリアル／パラレル変換回
路、４：ラツチ回路。
FIG. 1 is a block diagram of a PCM receiving circuit according to an embodiment of the present invention. 1: Delay circuit for correction, 1a: Delay circuit for data correction, 1b: Delay circuit for clock correction, 2:
Delay amount control circuit, 3: serial/parallel conversion circuit, 4: latch circuit.
Claims (1)
用遅延回路と、この補正用遅延回路の制御を行な
う遅延量制御回路と、上記補正用遅延回路から出
力されるシリアル信号をパラレル信号に変換する
シリアル／パラレル変換回路と、このシリアル／
パラレル変換回路からのパラレルデータをラツチ
するラツチ回路とを具備したことを特徴とするＰ
ＣＭ受信回路。 A correction delay circuit that adjusts the phase of data and a clock signal, a delay amount control circuit that controls this correction delay circuit, and a serial/transformer that converts the serial signal output from the correction delay circuit into a parallel signal. Parallel conversion circuit and this serial/
P characterized by comprising a latch circuit that latches parallel data from a parallel conversion circuit.
CM receiving circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5347988U JPH01159438U (en) | 1988-04-22 | 1988-04-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5347988U JPH01159438U (en) | 1988-04-22 | 1988-04-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01159438U true JPH01159438U (en) | 1989-11-06 |
Family
ID=31279452
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5347988U Pending JPH01159438U (en) | 1988-04-22 | 1988-04-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01159438U (en) |
-
1988
- 1988-04-22 JP JP5347988U patent/JPH01159438U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01159438U (en) | ||
| JPS63111045U (en) | ||
| JPH02108439U (en) | ||
| JPS63147021U (en) | ||
| JPS6273356U (en) | ||
| JPS61143335U (en) | ||
| JPS6423122U (en) | ||
| JPH0277709U (en) | ||
| JPS63153630U (en) | ||
| JPS63163544U (en) | ||
| JPS5976143U (en) | phase control circuit | |
| JPS59161732U (en) | latch circuit | |
| JPS5815201U (en) | Control device | |
| JPS6149582U (en) | ||
| JPS61192385U (en) | ||
| JPS63155529U (en) | ||
| JPS59118007U (en) | Output circuit | |
| JPH0324723U (en) | ||
| JPS5973844U (en) | Conversion error correction circuit for digital-to-analog converter | |
| JPH01146640U (en) | ||
| JPS63181037U (en) | ||
| JPS6333221U (en) | ||
| JPS62103339U (en) | ||
| JPS5866375U (en) | receiving phaser | |
| JPH0165582U (en) |