JPH01138144U - - Google Patents

Info

Publication number
JPH01138144U
JPH01138144U JP3430388U JP3430388U JPH01138144U JP H01138144 U JPH01138144 U JP H01138144U JP 3430388 U JP3430388 U JP 3430388U JP 3430388 U JP3430388 U JP 3430388U JP H01138144 U JPH01138144 U JP H01138144U
Authority
JP
Japan
Prior art keywords
acknowledgment
bus
circuit
access
time limit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3430388U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP3430388U priority Critical patent/JPH01138144U/ja
Publication of JPH01138144U publication Critical patent/JPH01138144U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
JP3430388U 1988-03-15 1988-03-15 Pending JPH01138144U (lt)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3430388U JPH01138144U (lt) 1988-03-15 1988-03-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3430388U JPH01138144U (lt) 1988-03-15 1988-03-15

Publications (1)

Publication Number Publication Date
JPH01138144U true JPH01138144U (lt) 1989-09-21

Family

ID=31261017

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3430388U Pending JPH01138144U (lt) 1988-03-15 1988-03-15

Country Status (1)

Country Link
JP (1) JPH01138144U (lt)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012248205A (ja) * 2012-07-26 2012-12-13 Renesas Electronics Corp マルチコアｌｓｉ
US8370556B2 (en) 2008-02-14 2013-02-05 Renesas Electronics Corporation Multi-core data processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8370556B2 (en) 2008-02-14 2013-02-05 Renesas Electronics Corporation Multi-core data processor
JP2012248205A (ja) * 2012-07-26 2012-12-13 Renesas Electronics Corp マルチコアｌｓｉ

Similar Documents

Publication Publication Date Title
WO1996017303A1 (en) A computer system having a bridge between buses
US5287486A (en) DMA controller using a programmable timer, a transfer counter and an or logic gate to control data transfer interrupts
JPS63241640A (ja) コンピュータ・システム
US5089953A (en) Control and arbitration unit
JPH01138144U (lt)
JP2974681B2 (ja) パルス幅符号化状態出力信号を有するデータプロセッサ
JPH0299445U (lt)
JPH01175340U (lt)
JP2560968B2 (ja) コンピュータシステム
JPH0650038Y2 (ja) Ｄｍａ転送保護回路
JPH04333963A (ja) 障害処理方式
JPH0445067Y2 (lt)
JPH03158946A (ja) データ転送のリトライ制御が可能なプロセッサシステム
JPS6142624U (ja) 計算機システムの再スタ−ト回路
JPH05165657A (ja) 半導体集積回路
JPS5932809B2 (ja) Ｄｍａチヤネルのバス使用権制御方法
JPH03122746A (ja) Ｄｍａ制御方式
JPH0724044B2 (ja) Ｄｍａアクセスが可能なコンピユータ・システム
JPS5916036A (ja) 入出力制御装置
JPH05113947A (ja) Ｄｍａ制御方式
JPH0215095B2 (lt)
JPH01310460A (ja) Ｓｃｓｉバスモニタ装置
JPH0690727B2 (ja) マイクロ・プロセツサ
JPS63187355A (ja) 記憶装置のデ−タ退避方式
JPS63300346A (ja) Ｄｍａ制御方式