JPH0113129B2 - - Google Patents
Info
- Publication number
- JPH0113129B2 JPH0113129B2 JP55045492A JP4549280A JPH0113129B2 JP H0113129 B2 JPH0113129 B2 JP H0113129B2 JP 55045492 A JP55045492 A JP 55045492A JP 4549280 A JP4549280 A JP 4549280A JP H0113129 B2 JPH0113129 B2 JP H0113129B2
- Authority
- JP
- Japan
- Prior art keywords
- register
- bit
- multiplication
- data
- accumulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012937 correction Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 6
- 238000012545 processing Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/527—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel
- G06F7/5272—Multiplying only in serial-parallel fashion, i.e. one operand being entered serially and the other in parallel with row wise addition of partial products
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4549280A JPS56143051A (en) | 1980-04-07 | 1980-04-07 | Data shift circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4549280A JPS56143051A (en) | 1980-04-07 | 1980-04-07 | Data shift circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56143051A JPS56143051A (en) | 1981-11-07 |
JPH0113129B2 true JPH0113129B2 (fr) | 1989-03-03 |
Family
ID=12720892
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4549280A Granted JPS56143051A (en) | 1980-04-07 | 1980-04-07 | Data shift circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56143051A (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07107664B2 (ja) * | 1987-02-13 | 1995-11-15 | 日本電気株式会社 | 乗算回路 |
US4970676A (en) * | 1989-04-04 | 1990-11-13 | Rca Licensing Corporation | Digital word-serial multiplier circuitry |
JP2554785B2 (ja) * | 1991-03-30 | 1996-11-13 | 株式会社東芝 | 表示駆動制御用集積回路及び表示システム |
JP2008117218A (ja) * | 2006-11-06 | 2008-05-22 | Mitsubishi Electric Corp | 演算処理装置 |
-
1980
- 1980-04-07 JP JP4549280A patent/JPS56143051A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS56143051A (en) | 1981-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6351287B2 (fr) | ||
JPS61292414A (ja) | プログラム可能な論理アレイ | |
US4155118A (en) | Organization for an integrated circuit calculator/controller | |
JPS63291134A (ja) | 論理集積回路 | |
US3202805A (en) | Simultaneous digital multiply-add, multiply-subtract circuit | |
EP0454636A1 (fr) | Procédé pour executer une opération booléene entre deux bits arbitraires de deux registres arbitraires | |
JPS58182754A (ja) | 演算処理装置 | |
US4878191A (en) | Multiplication circuit capable of operating at a high speed with a small amount of hardware | |
JPH0113129B2 (fr) | ||
JP2002026721A (ja) | 情報処理装置 | |
JPH057738B2 (fr) | ||
US3290655A (en) | Program control for data processing machine | |
JPS58166419A (ja) | ワンチツプマイクロコンピユ−タ | |
US4197587A (en) | Correction circuit for arithmetic operations with non-hexadecimal operands in hexadecimal arithmetic units | |
US5018092A (en) | Stack-type arithmetic circuit | |
JPH06109818A (ja) | テスト用回路 | |
JPS5940665Y2 (ja) | べき乗演算制御装置 | |
JPS6146856B2 (fr) | ||
JPH02280263A (ja) | マイクロプロセッサ | |
JP2629359B2 (ja) | 論理シミュレータ | |
Dave | Arithmetic unit for a small digital computer | |
JPS5931108B2 (ja) | 三桁区切情報割込み方式 | |
JPS6337412B2 (fr) | ||
JPS60682B2 (ja) | 論理演算装置 | |
JPS6339927B2 (fr) |