JP7834422B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JP7834422B2 JP7834422B2 JP2023548112A JP2023548112A JP7834422B2 JP 7834422 B2 JP7834422 B2 JP 7834422B2 JP 2023548112 A JP2023548112 A JP 2023548112A JP 2023548112 A JP2023548112 A JP 2023548112A JP 7834422 B2 JP7834422 B2 JP 7834422B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- wiring board
- semiconductor device
- chip
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F39/00—Integrated devices, or assemblies of multiple devices, comprising at least one element covered by group H10F30/00, e.g. radiation detectors comprising photodiode arrays
- H10F39/10—Integrated devices
- H10F39/12—Image sensors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021149232 | 2021-09-14 | ||
| JP2021149232 | 2021-09-14 | ||
| PCT/JP2022/013330 WO2023042450A1 (ja) | 2021-09-14 | 2022-03-23 | 半導体装置の製造方法、半導体装置、及び半導体装置用の配線基板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023042450A1 JPWO2023042450A1 (https=) | 2023-03-23 |
| JP7834422B2 true JP7834422B2 (ja) | 2026-03-24 |
Family
ID=85601973
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023548112A Active JP7834422B2 (ja) | 2021-09-14 | 2022-03-23 | 半導体装置の製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP7834422B2 (https=) |
| WO (1) | WO2023042450A1 (https=) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005322858A (ja) | 2004-05-11 | 2005-11-17 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
| JP2009246174A (ja) | 2008-03-31 | 2009-10-22 | Sanyo Electric Co Ltd | 半導体モジュール、半導体モジュールの製造方法、ならびに携帯機器 |
| JP2009267409A (ja) | 2008-04-24 | 2009-11-12 | Mutual-Pak Technology Co Ltd | 集積回路デバイス用のパッケージ構造およびパッケージ方法 |
| JP2010114243A (ja) | 2008-11-06 | 2010-05-20 | Toppan Printing Co Ltd | 半導体装置 |
| WO2021111716A1 (ja) | 2019-12-04 | 2021-06-10 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置および撮像装置の製造方法 |
-
2022
- 2022-03-23 JP JP2023548112A patent/JP7834422B2/ja active Active
- 2022-03-23 WO PCT/JP2022/013330 patent/WO2023042450A1/ja not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005322858A (ja) | 2004-05-11 | 2005-11-17 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
| JP2009246174A (ja) | 2008-03-31 | 2009-10-22 | Sanyo Electric Co Ltd | 半導体モジュール、半導体モジュールの製造方法、ならびに携帯機器 |
| JP2009267409A (ja) | 2008-04-24 | 2009-11-12 | Mutual-Pak Technology Co Ltd | 集積回路デバイス用のパッケージ構造およびパッケージ方法 |
| JP2010114243A (ja) | 2008-11-06 | 2010-05-20 | Toppan Printing Co Ltd | 半導体装置 |
| WO2021111716A1 (ja) | 2019-12-04 | 2021-06-10 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置および撮像装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023042450A1 (ja) | 2023-03-23 |
| JPWO2023042450A1 (https=) | 2023-03-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI700753B (zh) | 晶片封裝體及其製造方法 | |
| US9111896B2 (en) | Package-on-package semiconductor device | |
| CN101312200B (zh) | 影像感测装置及其制造方法 | |
| TWI662667B (zh) | 封裝結構及其製造方法 | |
| KR101476883B1 (ko) | 3차원 패키징을 위한 응력 보상층 | |
| TWI415236B (zh) | 封裝結構 | |
| JP6102941B2 (ja) | 光学装置及びその製造方法 | |
| TWI483376B (zh) | Semiconductor device and manufacturing method thereof | |
| KR101366455B1 (ko) | 반도체 장치, 패키징 방법 및 구조 | |
| CN104377170B (zh) | 半导体封装件及其制法 | |
| TWI496270B (zh) | 半導體封裝件及其製法 | |
| TW201803056A (zh) | 半導體封裝及其製造方法 | |
| US20140231984A1 (en) | Molding Compound Structure | |
| TW202245206A (zh) | 晶圓級堆疊晶片封裝及製造其之方法 | |
| WO2010080068A1 (en) | Method for manufacturing a low cost three dimensional stack package and resulting structures using through silicon vias and assemblies | |
| KR20140081858A (ko) | 스트레스 완화 구조를 갖는 반도체 기판을 포함하는 패키지 어셈블리 | |
| TW201409589A (zh) | 半導體裝置之製造方法 | |
| JP2004281920A (ja) | 半導体装置、電子デバイス、電子機器、半導体装置の製造方法および電子デバイスの製造方法 | |
| JP7834422B2 (ja) | 半導体装置の製造方法 | |
| TWI490959B (zh) | 半導體封裝結構及其製作方法 | |
| KR101607989B1 (ko) | 패키지 온 패키지 및 이의 제조 방법 | |
| TWI825846B (zh) | 封裝結構及其製造方法 | |
| CN101958253A (zh) | 封装工艺及封装结构 | |
| JP2025156731A (ja) | 半導体パッケージ | |
| CN100470819C (zh) | 影像组件的封装结构与其形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20250127 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20251202 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20260126 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20260210 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20260310 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7834422 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |