JP7729397B2 - 量子デバイス、量子コンピュータ及び量子デバイスの製造方法 - Google Patents

量子デバイス、量子コンピュータ及び量子デバイスの製造方法

Info

Publication number
JP7729397B2
JP7729397B2 JP2023563376A JP2023563376A JP7729397B2 JP 7729397 B2 JP7729397 B2 JP 7729397B2 JP 2023563376 A JP2023563376 A JP 2023563376A JP 2023563376 A JP2023563376 A JP 2023563376A JP 7729397 B2 JP7729397 B2 JP 7729397B2
Authority
JP
Japan
Prior art keywords
layer
topological insulator
quantum device
dimensional topological
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023563376A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023095199A1 (https=
JPWO2023095199A5 (https=
Inventor
雅之 細田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of JPWO2023095199A1 publication Critical patent/JPWO2023095199A1/ja
Publication of JPWO2023095199A5 publication Critical patent/JPWO2023095199A5/ja
Application granted granted Critical
Publication of JP7729397B2 publication Critical patent/JP7729397B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
JP2023563376A 2021-11-24 2021-11-24 量子デバイス、量子コンピュータ及び量子デバイスの製造方法 Active JP7729397B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2021/042964 WO2023095199A1 (ja) 2021-11-24 2021-11-24 量子デバイス、量子コンピュータ及び量子デバイスの製造方法

Publications (3)

Publication Number Publication Date
JPWO2023095199A1 JPWO2023095199A1 (https=) 2023-06-01
JPWO2023095199A5 JPWO2023095199A5 (https=) 2024-08-01
JP7729397B2 true JP7729397B2 (ja) 2025-08-26

Family

ID=86539046

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023563376A Active JP7729397B2 (ja) 2021-11-24 2021-11-24 量子デバイス、量子コンピュータ及び量子デバイスの製造方法

Country Status (2)

Country Link
JP (1) JP7729397B2 (https=)
WO (1) WO2023095199A1 (https=)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200320420A1 (en) 2019-04-02 2020-10-08 International Business Machines Corporation Tunable superconducting resonator for quantum computing devices

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200320420A1 (en) 2019-04-02 2020-10-08 International Business Machines Corporation Tunable superconducting resonator for quantum computing devices

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
RHODES, Daniel A. et al.,Enhanced Superconductivity in Monolayer Td-MoTe2,NANO LETTERS,2021年03月09日,2021, 21,pp. 2505-2511,DOI: 10.1021/acs.nanolett.0c04935
細田雅之 他,WTe2薄膜デバイスにおける電極形成手法の検討,2021年第68回応用物理学会春季学術講演会 公式ガイドブック,2021年03月10日,19a-Z31-5

Also Published As

Publication number Publication date
WO2023095199A1 (ja) 2023-06-01
JPWO2023095199A1 (https=) 2023-06-01

Similar Documents

Publication Publication Date Title
US6884704B2 (en) Ohmic metal contact and channel protection in GaN devices using an encapsulation layer
US20090315122A1 (en) Semiconductor device having ohmic recessed electrode
CN110291649A (zh) 用于原位制造“马约拉纳材料-超导体”混合网络的方法以及通过该方法制造的混合结构
JP4751498B2 (ja) 半導体三端子装置
US8173529B2 (en) Semiconductor device manufacturing method
JP2007273492A (ja) 窒化物半導体装置およびその製造方法
JP6269276B2 (ja) 半導体装置、半導体装置の製造方法
JP3664987B2 (ja) 電子顕微鏡観察用試料の作成方法及び半導体装置の解析方法
TWI380374B (en) Semiconductor fabrication process including recessed source/drain regions in an soi wafer
JPS58500680A (ja) 低抵抗合成金属導体を具えた半導体デバイスおよびその製造方法
CN113889534A (zh) 无金欧姆接触电极、半导体器件和射频器件及其制法
JP7729397B2 (ja) 量子デバイス、量子コンピュータ及び量子デバイスの製造方法
TW201545315A (zh) 半導體裝置與其之製造方法
CN104241093A (zh) 用于处理载体的方法和电子部件
TW202527830A (zh) 具有氧化物或氮氧化物晶種層的高臨界溫度金屬氮化物層
JP2001508598A (ja) 半導体表面処理方法及び装置
US4942449A (en) Fabrication method and structure for field isolation in field effect transistors on integrated circuit chips
US20250015169A1 (en) Electronic device, quantum computer, and method for manufacturing electronic device
JP6369366B2 (ja) 半導体装置の製造方法
EP0696053A1 (fr) Procédé de réalisation d'un transistor à effet de champ à canal creusé
TWI652820B (zh) 半導體結構的製造方法及半導體裝置
CN117501453B (zh) 固定电荷显现方法、薄膜晶体管的制造方法及薄膜晶体管
JPH11260701A (ja) 電子ビーム露光の位置合わせマーク
JPH05167063A (ja) オーミック電極とその形成方法及び半導体装置
JP7004111B2 (ja) 半導体装置の製造方法および半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240516

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240516

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250513

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250702

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250715

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250728

R150 Certificate of patent or registration of utility model

Ref document number: 7729397

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150