JP7533794B2 - 窒化物半導体基板の製造方法 - Google Patents

窒化物半導体基板の製造方法 Download PDF

Info

Publication number
JP7533794B2
JP7533794B2 JP2023532641A JP2023532641A JP7533794B2 JP 7533794 B2 JP7533794 B2 JP 7533794B2 JP 2023532641 A JP2023532641 A JP 2023532641A JP 2023532641 A JP2023532641 A JP 2023532641A JP 7533794 B2 JP7533794 B2 JP 7533794B2
Authority
JP
Japan
Prior art keywords
layer
substrate
nitride semiconductor
silicon carbide
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023532641A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023063278A1 (https=
JPWO2023063278A5 (https=
Inventor
一平 久保埜
和徳 萩本
康 水澤
達夫 阿部
寿樹 松原
温 鈴木
剛 大槻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Publication of JPWO2023063278A1 publication Critical patent/JPWO2023063278A1/ja
Publication of JPWO2023063278A5 publication Critical patent/JPWO2023063278A5/ja
Application granted granted Critical
Publication of JP7533794B2 publication Critical patent/JP7533794B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/38Nitrides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
JP2023532641A 2021-10-15 2022-10-11 窒化物半導体基板の製造方法 Active JP7533794B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021169906 2021-10-15
JP2021169906 2021-10-15
PCT/JP2022/037756 WO2023063278A1 (ja) 2021-10-15 2022-10-11 窒化物半導体基板及びその製造方法

Publications (3)

Publication Number Publication Date
JPWO2023063278A1 JPWO2023063278A1 (https=) 2023-04-20
JPWO2023063278A5 JPWO2023063278A5 (https=) 2023-09-21
JP7533794B2 true JP7533794B2 (ja) 2024-08-14

Family

ID=85987755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023532641A Active JP7533794B2 (ja) 2021-10-15 2022-10-11 窒化物半導体基板の製造方法

Country Status (3)

Country Link
JP (1) JP7533794B2 (https=)
TW (1) TW202331817A (https=)
WO (1) WO2023063278A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12454768B1 (en) * 2024-11-08 2025-10-28 Wolfspeed, Inc. Hybrid seed structure for crystal growth system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005203666A (ja) 2004-01-19 2005-07-28 Kansai Electric Power Co Inc:The 化合物半導体デバイスの製造方法
JP2007087992A (ja) 2005-09-20 2007-04-05 Showa Denko Kk 半導体素子および半導体素子製造方法
US20110147772A1 (en) 2009-12-16 2011-06-23 Micron Technology, Inc. Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
JP2019523994A (ja) 2016-06-14 2019-08-29 クロミス,インコーポレイテッド 電力およびrf用途用の設計された基板構造
JP2020184616A (ja) 2019-05-03 2020-11-12 世界先進積體電路股▲ふん▼有限公司 基板およびその形成方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0831419B2 (ja) * 1990-12-25 1996-03-27 名古屋大学長 単結晶珪素基板上への化合物半導体単結晶の作製方法
JP2006222402A (ja) * 2005-02-14 2006-08-24 Toshiba Ceramics Co Ltd 窒化ガリウム系化合物半導体および製造方法
JP5817127B2 (ja) * 2011-01-21 2015-11-18 株式会社Sumco 半導体基板及びその製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005203666A (ja) 2004-01-19 2005-07-28 Kansai Electric Power Co Inc:The 化合物半導体デバイスの製造方法
JP2007087992A (ja) 2005-09-20 2007-04-05 Showa Denko Kk 半導体素子および半導体素子製造方法
US20110147772A1 (en) 2009-12-16 2011-06-23 Micron Technology, Inc. Gallium nitride wafer substrate for solid state lighting devices, and associated systems and methods
JP2019523994A (ja) 2016-06-14 2019-08-29 クロミス,インコーポレイテッド 電力およびrf用途用の設計された基板構造
JP2020184616A (ja) 2019-05-03 2020-11-12 世界先進積體電路股▲ふん▼有限公司 基板およびその形成方法

Also Published As

Publication number Publication date
JPWO2023063278A1 (https=) 2023-04-20
TW202331817A (zh) 2023-08-01
WO2023063278A1 (ja) 2023-04-20

Similar Documents

Publication Publication Date Title
CN110177905B (zh) 用于功率器件的氮化镓外延结构
KR102702119B1 (ko) 가공된 기판에 통합된 무선 주파수 디바이스
US10490636B2 (en) Lateral high electron mobility transistor with integrated clamp diode
US20090078943A1 (en) Nitride semiconductor device and manufacturing method thereof
US11335557B2 (en) Multi-deposition process for high quality gallium nitride device manufacturing
TW201937535A (zh) 使用工程設計過的基板結構來實施的功率及rf設備
CN114628523B (zh) 一种基于氮化镓的cmos场效应晶体管及制备方法
JP7533794B2 (ja) 窒化物半導体基板の製造方法
TWI762501B (zh) 使用熱匹配基板的磊晶氮化鎵材料的生長
JP7533793B2 (ja) 窒化物半導体基板及びその製造方法
JP7652274B2 (ja) 窒化物半導体基板及びその製造方法
KR101942528B1 (ko) 에피텍셜 기판 및 그 제조 방법
WO2022181163A1 (ja) 窒化物半導体基板およびその製造方法
TWI909014B (zh) 氮化物半導體基板及其製造方法
US20220115340A1 (en) Methods and systems for fabrication of mmic and rf devices on engineered substrates
JP7711608B2 (ja) 窒化物半導体基板の製造方法
JP7643250B2 (ja) 窒化物半導体基板及びその製造方法
WO2023119916A1 (ja) 窒化物半導体基板および窒化物半導体基板の製造方法
CN121218666B (zh) GaN外延片及其制备方法
JP7290182B2 (ja) 窒化物半導体基板及びその製造方法
CN119110664B (zh) 一种热电制冷增强散热的氮化镓器件及制备方法
CN221687518U (zh) 一种衬底
CN118900941A (zh) 氮化物半导体基板及氮化物半导体基板的制造方法
TW202410159A (zh) 氮化物半導體基板及其製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230529

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230529

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20230529

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230711

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230901

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20231205

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240301

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20240312

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240702

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240715

R150 Certificate of patent or registration of utility model

Ref document number: 7533794

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150