JP7292297B2 - 確率的丸めロジック - Google Patents

確率的丸めロジック Download PDF

Info

Publication number
JP7292297B2
JP7292297B2 JP2020546908A JP2020546908A JP7292297B2 JP 7292297 B2 JP7292297 B2 JP 7292297B2 JP 2020546908 A JP2020546908 A JP 2020546908A JP 2020546908 A JP2020546908 A JP 2020546908A JP 7292297 B2 JP7292297 B2 JP 7292297B2
Authority
JP
Japan
Prior art keywords
csa
input
carry
logic
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020546908A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021517301A (ja
JP2021517301A5 (https=
Inventor
エイチ． ロー ガブリエル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2021517301A publication Critical patent/JP2021517301A/ja
Publication of JP2021517301A5 publication Critical patent/JP2021517301A5/ja
Application granted granted Critical
Publication of JP7292297B2 publication Critical patent/JP7292297B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N20/00—Machine learning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • Medical Informatics (AREA)
  • Artificial Intelligence (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
JP2020546908A 2018-03-22 2019-03-18 確率的丸めロジック Active JP7292297B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/933,229 2018-03-22
US15/933,229 US10628124B2 (en) 2018-03-22 2018-03-22 Stochastic rounding logic
PCT/US2019/022685 WO2019182943A1 (en) 2018-03-22 2019-03-18 Stochastic rounding logic

Publications (3)

Publication Number Publication Date
JP2021517301A JP2021517301A (ja) 2021-07-15
JP2021517301A5 JP2021517301A5 (https=) 2022-03-23
JP7292297B2 true JP7292297B2 (ja) 2023-06-16

Family

ID=65952226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020546908A Active JP7292297B2 (ja) 2018-03-22 2019-03-18 確率的丸めロジック

Country Status (6)

Country Link
US (1) US10628124B2 (https=)
EP (1) EP3769208B1 (https=)
JP (1) JP7292297B2 (https=)
KR (1) KR102697307B1 (https=)
CN (1) CN111936965B (https=)
WO (1) WO2019182943A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108256644B (zh) * 2018-01-05 2021-06-22 上海兆芯集成电路有限公司 微处理器电路以及执行神经网络运算的方法
US10908878B2 (en) * 2018-11-26 2021-02-02 Nvidia Corporation Dynamic directional rounding
US11132198B2 (en) * 2019-08-29 2021-09-28 International Business Machines Corporation Instruction handling for accumulation of register results in a microprocessor
US11615782B2 (en) * 2020-11-12 2023-03-28 Sony Interactive Entertainment Inc. Semi-sorted batching with variable length input for efficient training
CN113791756B (zh) * 2021-09-18 2022-12-23 中科寒武纪科技股份有限公司 转数方法、存储介质、装置及板卡
CN113835677A (zh) * 2021-09-23 2021-12-24 龙芯中科技术股份有限公司 操作数处理系统、方法及处理器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8019805B1 (en) 2003-12-09 2011-09-13 Globalfoundries Inc. Apparatus and method for multiple pass extended precision floating point multiplication
US20170060532A1 (en) 2015-08-25 2017-03-02 Samsung Electronics Co., Ltd. Fast close path solution for a three-path fused multiply-add design

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5974435A (en) * 1997-08-28 1999-10-26 Malleable Technologies, Inc. Reconfigurable arithmetic datapath
US20040078401A1 (en) 2002-10-22 2004-04-22 Hilton Howard E. Bias-free rounding in digital signal processing
CN100350389C (zh) * 2003-10-24 2007-11-21 英特尔公司 用于检测软错误的方法、设备和处理器
JP4544870B2 (ja) 2004-01-26 2010-09-15 富士通セミコンダクター株式会社 演算回路装置
US8266198B2 (en) * 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8239441B2 (en) * 2008-05-15 2012-08-07 Oracle America, Inc. Leading zero estimation modification for unfused rounding catastrophic cancellation
US8533250B1 (en) * 2009-06-17 2013-09-10 Altera Corporation Multiplier with built-in accumulator
US9710228B2 (en) * 2014-12-29 2017-07-18 Imagination Technologies Limited Unified multiply unit
US10552370B2 (en) 2015-10-08 2020-02-04 Via Alliance Semiconductor Co., Ltd. Neural network unit with output buffer feedback for performing recurrent neural network computations
US9940102B2 (en) * 2016-01-04 2018-04-10 International Business Machines Corporation Partial stochastic rounding that includes sticky and guard bits
US10489152B2 (en) 2016-01-28 2019-11-26 International Business Machines Corporation Stochastic rounding floating-point add instruction using entropy from a register
US9952829B2 (en) * 2016-02-01 2018-04-24 International Business Machines Corporation Binary fused multiply-add floating-point calculations

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8019805B1 (en) 2003-12-09 2011-09-13 Globalfoundries Inc. Apparatus and method for multiple pass extended precision floating point multiplication
US20170060532A1 (en) 2015-08-25 2017-03-02 Samsung Electronics Co., Ltd. Fast close path solution for a three-path fused multiply-add design

Also Published As

Publication number Publication date
CN111936965A (zh) 2020-11-13
JP2021517301A (ja) 2021-07-15
US10628124B2 (en) 2020-04-21
WO2019182943A1 (en) 2019-09-26
CN111936965B (zh) 2025-03-21
US20190294412A1 (en) 2019-09-26
EP3769208A1 (en) 2021-01-27
EP3769208B1 (en) 2022-10-26
KR102697307B1 (ko) 2024-08-23
KR20200134281A (ko) 2020-12-01

Similar Documents

Publication Publication Date Title
JP7292297B2 (ja) 確率的丸めロジック
CN109543816B (zh) 一种基于权重捏合的卷积神经网络计算方法和系统
US11169778B2 (en) Converting floating point numbers to reduce the precision
Moss et al. A two-speed, radix-4, serial–parallel multiplier
JP3244506B2 (ja) 小型乗算器
JPH0773019A (ja) キャリ先見ツリー
KR102868313B1 (ko) 디지털 곱셈기 회로망의 수치 정밀도
KR102784041B1 (ko) 수들을 변환하기 위한 하드웨어 모듈
JP2019079523A (ja) ニューラルネットワークにおけるランダム性の生成
US11551087B2 (en) Information processor, information processing method, and storage medium
US7219117B2 (en) Methods and systems for computing floating-point intervals
KR102761403B1 (ko) 시프트 마지막 곱셈 및 누산(mac) 프로세스를 위한 시스템 및 방법
CN1178588A (zh) 使用移位装置的求幂电路及其使用方法
RU226236U1 (ru) Четырехканальное операционное устройство для реализации кубических операций И, ИЛИ, НЕ
TWI753668B (zh) 資訊處理裝置、電腦程式、記錄媒體及資訊處理方法
Karthick et al. VLSI Implementation of Multipliers for Artificial Intelligence Applications: A Survey
Hsiao Power-and Area-Efficient Techniques and Methodologies for Emerging Circuit Design
Abraham et al. An ASIC design of an optimized multiplication using twin precision
Raut et al. Multi-Precision SIMD Posit Systolic Array Accelerator for Deep Learning
JP2508286B2 (ja) 平方根演算装置
Arndt et al. Hardware Accelerated Matrix Multiplication for Embedded Systems
CN121478229A (zh) 基于并行阵列架构的模乘方法、装置、计算设备和介质
JPH04227533A (ja) 高速加算器
JPH09190338A (ja) 論理演算装置での数学的オーバフロー・フラグ発生遅延の除去
JP3471577B2 (ja) ビット連続数検出装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201112

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220314

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220314

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230509

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230606

R150 Certificate of patent or registration of utility model

Ref document number: 7292297

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150