KR102697307B1 - 추계학적 반올림 로직 - Google Patents

추계학적 반올림 로직 Download PDF

Info

Publication number
KR102697307B1
KR102697307B1 KR1020207030287A KR20207030287A KR102697307B1 KR 102697307 B1 KR102697307 B1 KR 102697307B1 KR 1020207030287 A KR1020207030287 A KR 1020207030287A KR 20207030287 A KR20207030287 A KR 20207030287A KR 102697307 B1 KR102697307 B1 KR 102697307B1
Authority
KR
South Korea
Prior art keywords
csa
input
sum
carry
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020207030287A
Other languages
English (en)
Korean (ko)
Other versions
KR20200134281A (ko
Inventor
가브리엘 에이치. 로
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20200134281A publication Critical patent/KR20200134281A/ko
Application granted granted Critical
Publication of KR102697307B1 publication Critical patent/KR102697307B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N20/00—Machine learning

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • Medical Informatics (AREA)
  • Artificial Intelligence (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
KR1020207030287A 2018-03-22 2019-03-18 추계학적 반올림 로직 Active KR102697307B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/933,229 2018-03-22
US15/933,229 US10628124B2 (en) 2018-03-22 2018-03-22 Stochastic rounding logic
PCT/US2019/022685 WO2019182943A1 (en) 2018-03-22 2019-03-18 Stochastic rounding logic

Publications (2)

Publication Number Publication Date
KR20200134281A KR20200134281A (ko) 2020-12-01
KR102697307B1 true KR102697307B1 (ko) 2024-08-23

Family

ID=65952226

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020207030287A Active KR102697307B1 (ko) 2018-03-22 2019-03-18 추계학적 반올림 로직

Country Status (6)

Country Link
US (1) US10628124B2 (https=)
EP (1) EP3769208B1 (https=)
JP (1) JP7292297B2 (https=)
KR (1) KR102697307B1 (https=)
CN (1) CN111936965B (https=)
WO (1) WO2019182943A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108256644B (zh) * 2018-01-05 2021-06-22 上海兆芯集成电路有限公司 微处理器电路以及执行神经网络运算的方法
US10908878B2 (en) * 2018-11-26 2021-02-02 Nvidia Corporation Dynamic directional rounding
US11132198B2 (en) * 2019-08-29 2021-09-28 International Business Machines Corporation Instruction handling for accumulation of register results in a microprocessor
US11615782B2 (en) * 2020-11-12 2023-03-28 Sony Interactive Entertainment Inc. Semi-sorted batching with variable length input for efficient training
CN113791756B (zh) * 2021-09-18 2022-12-23 中科寒武纪科技股份有限公司 转数方法、存储介质、装置及板卡
CN113835677A (zh) * 2021-09-23 2021-12-24 龙芯中科技术股份有限公司 操作数处理系统、方法及处理器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040078401A1 (en) 2002-10-22 2004-04-22 Hilton Howard E. Bias-free rounding in digital signal processing
JP2005208498A (ja) 2004-01-26 2005-08-04 Fujitsu Ltd 演算回路装置
US20170102920A1 (en) 2015-10-08 2017-04-13 Via Alliance Semiconductor Co., Ltd. Neural network unit that performs stochastic rounding

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5974435A (en) * 1997-08-28 1999-10-26 Malleable Technologies, Inc. Reconfigurable arithmetic datapath
CN100350389C (zh) * 2003-10-24 2007-11-21 英特尔公司 用于检测软错误的方法、设备和处理器
US8019805B1 (en) 2003-12-09 2011-09-13 Globalfoundries Inc. Apparatus and method for multiple pass extended precision floating point multiplication
US8266198B2 (en) * 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8239441B2 (en) * 2008-05-15 2012-08-07 Oracle America, Inc. Leading zero estimation modification for unfused rounding catastrophic cancellation
US8533250B1 (en) * 2009-06-17 2013-09-10 Altera Corporation Multiplier with built-in accumulator
US9710228B2 (en) * 2014-12-29 2017-07-18 Imagination Technologies Limited Unified multiply unit
US10108397B2 (en) * 2015-08-25 2018-10-23 Samsung Electronics Co., Ltd. Fast close path solution for a three-path fused multiply-add design
US9940102B2 (en) * 2016-01-04 2018-04-10 International Business Machines Corporation Partial stochastic rounding that includes sticky and guard bits
US10489152B2 (en) 2016-01-28 2019-11-26 International Business Machines Corporation Stochastic rounding floating-point add instruction using entropy from a register
US9952829B2 (en) * 2016-02-01 2018-04-24 International Business Machines Corporation Binary fused multiply-add floating-point calculations

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040078401A1 (en) 2002-10-22 2004-04-22 Hilton Howard E. Bias-free rounding in digital signal processing
JP2005208498A (ja) 2004-01-26 2005-08-04 Fujitsu Ltd 演算回路装置
US20170102920A1 (en) 2015-10-08 2017-04-13 Via Alliance Semiconductor Co., Ltd. Neural network unit that performs stochastic rounding

Also Published As

Publication number Publication date
CN111936965A (zh) 2020-11-13
JP2021517301A (ja) 2021-07-15
US10628124B2 (en) 2020-04-21
WO2019182943A1 (en) 2019-09-26
CN111936965B (zh) 2025-03-21
US20190294412A1 (en) 2019-09-26
JP7292297B2 (ja) 2023-06-16
EP3769208A1 (en) 2021-01-27
EP3769208B1 (en) 2022-10-26
KR20200134281A (ko) 2020-12-01

Similar Documents

Publication Publication Date Title
KR102697307B1 (ko) 추계학적 반올림 로직
US11169778B2 (en) Converting floating point numbers to reduce the precision
US11816448B2 (en) Compressing like-magnitude partial products in multiply accumulation
Demmel et al. Parallel reproducible summation
CN110780845A (zh) 一种用于量化卷积神经网络的可配置近似乘法器及其实现方法
KR102784041B1 (ko) 수들을 변환하기 위한 하드웨어 모듈
US11551087B2 (en) Information processor, information processing method, and storage medium
KR102761403B1 (ko) 시프트 마지막 곱셈 및 누산(mac) 프로세스를 위한 시스템 및 방법
Zadiraka et al. Calculating the Sum of Multidigit Values in a Parallel Computational Model
CN113835677A (zh) 操作数处理系统、方法及处理器
Awasthi et al. Hybrid signed digit arithmetic in efficient computing: A comparative approach to performance assay
RU2823911C1 (ru) Конвейерный накапливающий сумматор по произвольным модулям
US20210303979A1 (en) Neural network device, neural network system, and operation method executed by neural network device
CN118605837A (zh) 一种二进制粒子群算法在fpga上的串并行实现方法
Jyothi et al. Realization of Low Power and High Speed Parallel Prefix Adders
CN118550500A (zh) 处理电路及其操作方法
CN121233074A (zh) 整数乘法器、处理器及计算设备
CN121478229A (zh) 基于并行阵列架构的模乘方法、装置、计算设备和介质
Putra et al. A register-free and homogenous architecture for square root algorithm
KR100761132B1 (ko) Ｓｈａ-1 연산 방법 및 장치
CHIOU et al. Short Paper_
ASHOK et al. CARRY SELECT ADDER WITH HALF-SUM AND HALF-CARRY METHOD
Durgaprasad et al. A New Architecture Designed for Implementing Area Efficient Carry-Select Adder
JP2020060968A (ja) 畳み込み演算回路、方法、および畳み込みニューラルネットワーク装置
JAHA et al. LOW AREA CARRY SELECT ADDER WITH HALF-SUM AND HALF-CARRY METHOD

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601