JP7197967B2 - リードフレーム構造の製造方法、並びに半導体装置の製造方法及び積層半導体装置の製造方法 - Google Patents

リードフレーム構造の製造方法、並びに半導体装置の製造方法及び積層半導体装置の製造方法 Download PDF

Info

Publication number
JP7197967B2
JP7197967B2 JP2020214380A JP2020214380A JP7197967B2 JP 7197967 B2 JP7197967 B2 JP 7197967B2 JP 2020214380 A JP2020214380 A JP 2020214380A JP 2020214380 A JP2020214380 A JP 2020214380A JP 7197967 B2 JP7197967 B2 JP 7197967B2
Authority
JP
Japan
Prior art keywords
lead frame
base material
etching
layer
resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020214380A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021108369A5 (enrdf_load_stackoverflow
JP2021108369A (ja
Inventor
高士 中島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of JP2021108369A publication Critical patent/JP2021108369A/ja
Publication of JP2021108369A5 publication Critical patent/JP2021108369A5/ja
Application granted granted Critical
Publication of JP7197967B2 publication Critical patent/JP7197967B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP2020214380A 2019-12-27 2020-12-24 リードフレーム構造の製造方法、並びに半導体装置の製造方法及び積層半導体装置の製造方法 Active JP7197967B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2019238868 2019-12-27
JP2019238868 2019-12-27

Publications (3)

Publication Number Publication Date
JP2021108369A JP2021108369A (ja) 2021-07-29
JP2021108369A5 JP2021108369A5 (enrdf_load_stackoverflow) 2021-09-09
JP7197967B2 true JP7197967B2 (ja) 2022-12-28

Family

ID=76967997

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020214380A Active JP7197967B2 (ja) 2019-12-27 2020-12-24 リードフレーム構造の製造方法、並びに半導体装置の製造方法及び積層半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JP7197967B2 (enrdf_load_stackoverflow)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003110057A (ja) 2001-09-28 2003-04-11 Sanyo Electric Co Ltd 半導体装置の製造方法
JP2003297996A (ja) 2002-03-29 2003-10-17 Matsushita Electric Ind Co Ltd リードフレームおよびそれを用いた樹脂封止型半導体装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5646368A (en) * 1995-11-30 1997-07-08 International Business Machines Corporation Printed circuit board with an integrated twisted pair conductor

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003110057A (ja) 2001-09-28 2003-04-11 Sanyo Electric Co Ltd 半導体装置の製造方法
JP2003297996A (ja) 2002-03-29 2003-10-17 Matsushita Electric Ind Co Ltd リードフレームおよびそれを用いた樹脂封止型半導体装置

Also Published As

Publication number Publication date
JP2021108369A (ja) 2021-07-29

Similar Documents

Publication Publication Date Title
JP4752825B2 (ja) 半導体装置の製造方法
US6559528B2 (en) Semiconductor device and method for the fabrication thereof
JP3069792B2 (ja) チップサイズ半導体パッケ―ジ及びその集合体並びにその製造方法
TWI495026B (zh) 晶片封裝基板和結構及其製作方法
TW201436132A (zh) 封裝基板、封裝基板製作方法及封裝結構
US9711476B2 (en) Wiring board and electronic component device
JP3625815B2 (ja) 半導体装置とその製造方法
JP2004071898A (ja) 回路装置およびその製造方法
US11742310B2 (en) Method of manufacturing semiconductor device
KR20100133310A (ko) 전자 디바이스 패키지 및 제조방법
JP2002270724A (ja) 半導体装置およびその製造方法
JP6643213B2 (ja) リードフレーム及びその製造方法と電子部品装置
JP2004193297A (ja) ウェハレベルパッケージおよびその製造方法
JP7197967B2 (ja) リードフレーム構造の製造方法、並びに半導体装置の製造方法及び積層半導体装置の製造方法
JP5250502B2 (ja) 半導体装置及びその製造方法
JP3457926B2 (ja) 半導体装置およびその製造方法
JP2936540B2 (ja) 回路基板及びその製造方法とこれを用いた半導体パッケージの製造方法
JP6216157B2 (ja) 電子部品装置及びその製造方法
JP2018088505A (ja) 半導体装置およびその製造方法
JP4168494B2 (ja) 半導体装置の製造方法
JP2006173234A (ja) 半導体装置およびその製造方法
JP4359067B2 (ja) スパイラルコンタクタおよびその製造方法
JP2016046509A (ja) プリント配線板および半導体パッケージ
JP2002270711A (ja) 半導体装置用配線基板およびその製造方法
JP2002231856A (ja) 半導体装置及びその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210506

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210611

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20220602

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220829

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221019

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20221121

R150 Certificate of patent or registration of utility model

Ref document number: 7197967

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150