JP7040608B2 - 半導体ウェーハの評価方法および半導体ウェーハの製造方法 - Google Patents
半導体ウェーハの評価方法および半導体ウェーハの製造方法 Download PDFInfo
- Publication number
- JP7040608B2 JP7040608B2 JP2020513156A JP2020513156A JP7040608B2 JP 7040608 B2 JP7040608 B2 JP 7040608B2 JP 2020513156 A JP2020513156 A JP 2020513156A JP 2020513156 A JP2020513156 A JP 2020513156A JP 7040608 B2 JP7040608 B2 JP 7040608B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor wafer
- value
- axis
- evaluated
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 205
- 238000004519 manufacturing process Methods 0.000 title claims description 118
- 238000011156 evaluation Methods 0.000 title claims description 98
- 235000012431 wafers Nutrition 0.000 claims description 250
- 238000000034 method Methods 0.000 claims description 43
- 230000002093 peripheral effect Effects 0.000 claims description 27
- 238000012360 testing method Methods 0.000 claims description 17
- 238000005498 polishing Methods 0.000 claims description 16
- 230000002950 deficient Effects 0.000 claims description 15
- 230000004069 differentiation Effects 0.000 claims description 6
- 238000002360 preparation method Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 claims description 3
- 238000012986 modification Methods 0.000 claims description 2
- 230000004048 modification Effects 0.000 claims description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- 229910052710 silicon Inorganic materials 0.000 description 15
- 239000010703 silicon Substances 0.000 description 15
- 239000000523 sample Substances 0.000 description 13
- 239000013078 crystal Substances 0.000 description 8
- 238000007689 inspection Methods 0.000 description 5
- 230000001066 destructive effect Effects 0.000 description 4
- 238000005070 sampling Methods 0.000 description 3
- 238000000137 annealing Methods 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000006061 abrasive grain Substances 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000003776 cleavage reaction Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000875 corresponding effect Effects 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000007017 scission Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical techniques
- G01B11/24—Measuring arrangements characterised by the use of optical techniques for measuring contours or curvatures
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B11/00—Measuring arrangements characterised by the use of optical techniques
- G01B11/24—Measuring arrangements characterised by the use of optical techniques for measuring contours or curvatures
- G01B11/255—Measuring arrangements characterised by the use of optical techniques for measuring contours or curvatures for measuring radius of curvature
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02021—Edge treatment, chamfering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01B—MEASURING LENGTH, THICKNESS OR SIMILAR LINEAR DIMENSIONS; MEASURING ANGLES; MEASURING AREAS; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS
- G01B2210/00—Aspects not specifically covered by any group under G01B, e.g. of wheel alignment, caliper-like sensors
- G01B2210/56—Measuring geometric parameters of semiconductor structures, e.g. profile, critical dimensions or trench depth
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018077370 | 2018-04-13 | ||
JP2018077370 | 2018-04-13 | ||
PCT/JP2019/011954 WO2019198458A1 (ja) | 2018-04-13 | 2019-03-22 | 半導体ウェーハの評価方法および半導体ウェーハの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2019198458A1 JPWO2019198458A1 (ja) | 2021-05-13 |
JP7040608B2 true JP7040608B2 (ja) | 2022-03-23 |
Family
ID=68163216
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020513156A Active JP7040608B2 (ja) | 2018-04-13 | 2019-03-22 | 半導体ウェーハの評価方法および半導体ウェーハの製造方法 |
Country Status (6)
Country | Link |
---|---|
JP (1) | JP7040608B2 (zh) |
KR (1) | KR102518971B1 (zh) |
CN (1) | CN112020764B (zh) |
DE (1) | DE112019001948T5 (zh) |
TW (1) | TWI695156B (zh) |
WO (1) | WO2019198458A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110993537A (zh) * | 2019-12-20 | 2020-04-10 | 徐州鑫晶半导体科技有限公司 | 确定半导体晶圆边缘抛光形状的方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008537316A (ja) | 2005-04-19 | 2008-09-11 | 株式会社荏原製作所 | 基板処理装置 |
JP2012231005A (ja) | 2011-04-26 | 2012-11-22 | Shin Etsu Handotai Co Ltd | 半導体ウェーハ及びその製造方法 |
JP2013137295A (ja) | 2011-12-02 | 2013-07-11 | Kobe Steel Ltd | 貼合基板の回転ズレ量計測装置、貼合基板の回転ズレ量計測方法、及び貼合基板の製造方法 |
JP2016130738A (ja) | 2016-02-12 | 2016-07-21 | 株式会社東京精密 | ウェーハ形状測定装置及び方法 |
JP2017503164A (ja) | 2013-12-24 | 2017-01-26 | エルジー・シルトロン・インコーポレーテッド | ウェハー形状分析方法および装置 |
JP2016517631A5 (zh) | 2014-03-11 | 2017-04-13 | ||
WO2018061337A1 (ja) | 2016-09-29 | 2018-04-05 | 株式会社Sumco | シリコンウェーハの評価方法、シリコンウェーハ製造工程の評価方法、シリコンウェーハの製造方法およびシリコンウェーハ |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100533528B1 (ko) * | 2000-11-16 | 2005-12-05 | 신에츠 한도타이 가부시키가이샤 | 웨이퍼의 형상 평가방법 및 장치 및 디바이스의 제조방법,웨이퍼 및 웨이퍼의 선별방법 |
JP3838341B2 (ja) * | 2001-09-14 | 2006-10-25 | 信越半導体株式会社 | ウェーハの形状評価方法及びウェーハ並びにウェーハの選別方法 |
JP2004022677A (ja) * | 2002-06-13 | 2004-01-22 | Shin Etsu Handotai Co Ltd | 半導体ウエーハ |
JP2007205864A (ja) * | 2006-02-01 | 2007-08-16 | Reitetsukusu:Kk | 基盤検査装置、及び、基盤検査方法 |
JP5318784B2 (ja) * | 2007-02-23 | 2013-10-16 | ルドルフテクノロジーズ インコーポレイテッド | エッジビード除去プロセスを含む、ウェハ製造モニタリング・システム及び方法 |
DE112008002813T5 (de) * | 2007-10-23 | 2011-01-27 | Shibaura Mechatronics Corp., Yokohama | Prüfvorrichtung für scheibenförmige Substrate |
US9052190B2 (en) * | 2013-03-12 | 2015-06-09 | Kla-Tencor Corporation | Bright-field differential interference contrast system with scanning beams of round and elliptical cross-sections |
-
2019
- 2019-03-22 CN CN201980025203.7A patent/CN112020764B/zh active Active
- 2019-03-22 JP JP2020513156A patent/JP7040608B2/ja active Active
- 2019-03-22 WO PCT/JP2019/011954 patent/WO2019198458A1/ja active Application Filing
- 2019-03-22 DE DE112019001948.1T patent/DE112019001948T5/de active Pending
- 2019-03-22 KR KR1020207032385A patent/KR102518971B1/ko active IP Right Grant
- 2019-04-09 TW TW108112293A patent/TWI695156B/zh active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008537316A (ja) | 2005-04-19 | 2008-09-11 | 株式会社荏原製作所 | 基板処理装置 |
JP2012231005A (ja) | 2011-04-26 | 2012-11-22 | Shin Etsu Handotai Co Ltd | 半導体ウェーハ及びその製造方法 |
JP2013137295A (ja) | 2011-12-02 | 2013-07-11 | Kobe Steel Ltd | 貼合基板の回転ズレ量計測装置、貼合基板の回転ズレ量計測方法、及び貼合基板の製造方法 |
JP2017503164A (ja) | 2013-12-24 | 2017-01-26 | エルジー・シルトロン・インコーポレーテッド | ウェハー形状分析方法および装置 |
JP2016517631A5 (zh) | 2014-03-11 | 2017-04-13 | ||
JP2016130738A (ja) | 2016-02-12 | 2016-07-21 | 株式会社東京精密 | ウェーハ形状測定装置及び方法 |
WO2018061337A1 (ja) | 2016-09-29 | 2018-04-05 | 株式会社Sumco | シリコンウェーハの評価方法、シリコンウェーハ製造工程の評価方法、シリコンウェーハの製造方法およびシリコンウェーハ |
Also Published As
Publication number | Publication date |
---|---|
CN112020764A (zh) | 2020-12-01 |
CN112020764B (zh) | 2024-02-20 |
KR20200140893A (ko) | 2020-12-16 |
TWI695156B (zh) | 2020-06-01 |
DE112019001948T5 (de) | 2021-01-21 |
WO2019198458A1 (ja) | 2019-10-17 |
JPWO2019198458A1 (ja) | 2021-05-13 |
KR102518971B1 (ko) | 2023-04-05 |
TW202004125A (zh) | 2020-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3904825B1 (en) | Semiconductor wafer evaluation method and semiconductor wafer production method | |
US11948819B2 (en) | Method of evaluating silicon wafer, method of evaluating silicon wafer manufacturing process, method of manufacturing silicon wafer, and silicon wafer | |
JP7040608B2 (ja) | 半導体ウェーハの評価方法および半導体ウェーハの製造方法 | |
CN110223929A (zh) | 确定晶圆缺陷来源的方法 | |
JP6841202B2 (ja) | 半導体ウェーハの評価方法および半導体ウェーハの製造方法 | |
KR102436876B1 (ko) | 반도체 웨이퍼의 평가 방법 및 반도체 웨이퍼의 제조 방법 | |
CN110333251A (zh) | 一种边缘损伤纵深的计算方法及装置 | |
JP7327575B1 (ja) | 半導体ウェーハの鏡面面取り加工時の研磨代の評価方法 | |
US20240230553A1 (en) | Method of evaluating silicon single-crystal ingot, method of evaluating silicon epitaxial wafer, method of manufacturing silicon epitaxial wafer, and method of evaluating silicon mirror polished wafer | |
JP6390577B2 (ja) | シリコン単結晶基板の評価方法 | |
Huo et al. | A Method for Grinding Mode Identification in Grinding of Silicon Wafers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201020 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201020 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211214 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220128 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220208 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220221 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7040608 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |