JP6969543B2 - 半導体装置、cmos回路及び電子機器 - Google Patents
半導体装置、cmos回路及び電子機器 Download PDFInfo
- Publication number
- JP6969543B2 JP6969543B2 JP2018514190A JP2018514190A JP6969543B2 JP 6969543 B2 JP6969543 B2 JP 6969543B2 JP 2018514190 A JP2018514190 A JP 2018514190A JP 2018514190 A JP2018514190 A JP 2018514190A JP 6969543 B2 JP6969543 B2 JP 6969543B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- semiconductor device
- stress
- region
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 200
- 210000000746 body region Anatomy 0.000 claims description 50
- 229910044991 metal oxide Inorganic materials 0.000 claims description 10
- 150000004706 metal oxides Chemical class 0.000 claims description 10
- 230000000295 complement effect Effects 0.000 claims description 5
- 230000005669 field effect Effects 0.000 claims description 5
- 230000006835 compression Effects 0.000 claims description 3
- 238000007906 compression Methods 0.000 claims description 3
- 108091006146 Channels Proteins 0.000 description 120
- 239000010410 layer Substances 0.000 description 108
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 62
- 229910052710 silicon Inorganic materials 0.000 description 61
- 239000010703 silicon Substances 0.000 description 61
- 238000004519 manufacturing process Methods 0.000 description 26
- 239000000758 substrate Substances 0.000 description 23
- 238000010586 diagram Methods 0.000 description 21
- 230000000694 effects Effects 0.000 description 16
- 238000004088 simulation Methods 0.000 description 15
- 238000000034 method Methods 0.000 description 11
- 238000005530 etching Methods 0.000 description 9
- 239000011810 insulating material Substances 0.000 description 9
- 238000009792 diffusion process Methods 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910017052 cobalt Inorganic materials 0.000 description 6
- 239000010941 cobalt Substances 0.000 description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 6
- 239000012528 membrane Substances 0.000 description 6
- 229910021332 silicide Inorganic materials 0.000 description 6
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910004298 SiO 2 Inorganic materials 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000003086 colorant Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- DDFHBQSCUXNBSA-UHFFFAOYSA-N 5-(5-carboxythiophen-2-yl)thiophene-2-carboxylic acid Chemical compound S1C(C(=O)O)=CC=C1C1=CC=C(C(O)=O)S1 DDFHBQSCUXNBSA-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 1
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 1
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- -1 oxygen ions Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7849—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being provided under the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26533—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically inactive species in silicon to make buried insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Description
上記中空領域又は上記絶縁領域は、第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられている。
ゲート長と上記第1の方向におけるサイドウォールの幅の和より小さくてもよい。
上記絶縁領域は、上記チャネルに膜応力を印加するものであってもよい。
上記中空領域又は上記絶縁領域は、第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられている。
上記中空領域又は上記絶縁領域は、第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられている。
図1は、本実施形態に係る半導体装置100の構成を示す断面図である。同図に示すように、半導体装置100は、シリコン層101、ゲート102、サイドウォール103、ストレスライナー膜104、層間絶縁膜105、ソースコンタクト106、ドレインコンタクト107及びBOX層108を備え、トランジスタを構成する。
半導体装置100の動作について説明する。
上記のように半導体装置100はストレスライナー膜104を備え、ストレスライナー膜104はチャネル122に膜応力を印加する。図4は、ストレスライナー膜104によりチャネル122に印加される応力を示す模式図である。同図に示すように、ストレスライナー膜104は引っ張り方向(Tensil)の膜応力をチャネル122に印加する。
上記のように、チャネル122の下のボディ領域113には中空領域121が設けられている。図5は中空領域121を示す模式図である。
中空領域121による効果について、比較例との比較の上で説明する。
図11は、中空領域121のサイズを示す模式図である。同図では、半導体装置100の一部の構成のみを示す。同図に示すように、中空領域121の上端部(チャネル122側の端部)の幅(X方向)を幅Aとし、中空領域121とゲート絶縁膜117の間のシリコン層101厚み(Z方向)、即ち中空領域121によって薄化されたボディ領域113の厚みを厚みBとする。
半導体装置100の製造方法について説明する。半導体装置100は以下の各製造方法によって製造することが可能である。
図15は、半導体装置100の第1の製造方法を示す模式図である。図15(a)に示すようにシリコン層101及びBOX層108を備えるSOI基板を準備する。続いて、図15(b)に示すように、シリコン層101上にレジストRを積層し、パターニングする。
図18は、半導体装置100の第2の製造方法を示す模式図である。図18(a)に示すようにシリコン層101及びBOX層108を備えるSOI基板を準備する。続いて、図18(b)に示すようにトレンチTを形成する。トレンチTは、ドライエッチングにより形成することができる。
図19は、半導体装置100の第3の製造方法を示す模式図である。図19(a)に示すようにシリコン層101及びBOX層108を備えるSOI基板を準備し、SOI基板にトランジスタ構造を形成する(図ではソース及びドレインの図示は省略する)。
半導体装置100は上記の製造方法以外の製造方法によって製造することが可能である。例えば、トランジスタ作成前にシリコン層101の表面からトレンチを形成してシリコンのエピタキシャル成長によってトレンチを埋め戻す際、意図的に空孔が形成される条件とすることによって中空領域121を形成するようなカバレージを利用した製造方法を利用することができる。
中空領域121は、上記のように断面が矩形となる形状に限られず、中空領域121とゲート絶縁膜117の間のシリコン層101の厚みがチャネル122の厚みより大きい形状であればよい。トランジスタがオフのときの空乏化促進を考慮すると、中空領域121の体積はボディ領域131に対して大きい方がオフ容量を低減する上で好適である。
上記説明において、半導体装置100は中空領域121を有するとしたが、中空領域121に代えて絶縁領域を有していてもよい。図21は、絶縁領域141を備える半導体装置300の模式図である。絶縁領域141以外の構成は、半導体装置100と同一であるので説明を省略する。
上記構造を有する半導体装置100及び半導体装置300は、NMOSとPMOSを相補的に配置したCMOS(Complementary MOS)回路を構成することができる。また、半導体装置100及び半導体装置300は電子機器に搭載することができる。半導体装置100及び半導体装置300はオン抵抗が小さく、オフ容量が小さいという良好な電気特性を有するため、CMOS回路及び電子機器の性能を向上させることが可能である。
第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられた中空領域又は絶縁領域
を具備する半導体装置。
上記(1)に記載の半導体装置であって、
上記チャネルに膜応力を印加するストレスライナー膜
をさらに具備する半導体装置。
上記(1)又は(2)に記載の半導体装置であって、
ゲート絶縁膜と、上記ゲート絶縁膜を介して上記ボディ領域と対向するゲートと、上記ゲートに隣接するサイドウォールとをさらに具備し、
上記中空領域又は上記絶縁領域の上記チャネル側の端部のチャネル長に平行な第1の方向における幅は、ゲート長と上記第1の方向におけるサイドウォールの幅の和より小さい
半導体装置。
上記(3)に記載の半導体装置であって、
上記中空領域又は上記絶縁領域の上記チャネル側の端部の上記第1の方向における幅は、上記ゲート長より小さい
半導体装置。
上記(4)に記載の半導体装置であって、
上記中空領域又は上記絶縁領域の上記チャネル側とは反対側の端部の上記第1の方向における幅は上記ゲート長より大きい
半導体装置。
上記(1)から(5)のうちいずれか一つに記載の半導体装置であって、
上記中空領域又は上記絶縁領域は、上記中空領域又は上記絶縁領域によって薄化された上記ボディ領域の厚みが10nm以上120nm以下となるように形成されている
半導体装置。
上記(1)から(6)のうちいずれか一つに記載の半導体装置であって、
上記中空領域又は上記絶縁領域は、トランジスタがオフの状態で上記ボディ領域が完全空乏化する体積を有する
半導体装置。
上記(2)から(7)のうちいずれか一つに記載の半導体装置であって、
上記半導体装置は、上記第1の半導体型がN型であり、上記第2の半導体型がP型であるNMOS(N型Metal Oxide Semiconductor)であり、
上記ストレスライナー膜は、上記チャネルに引っ張り方向の膜応力を印加する
半導体装置。
上記(2)から(7)のうちいずれか一つに記載の半導体装置であって、
上記半導体装置は、上記第1の半導体型がP型であり、上記第2の半導体型がN型であるPMOS(P型Metal Oxide Semiconductor)であり、
上記ストレスライナー膜は、上記チャネルに圧縮方向の膜応力を印加する
半導体装置。
上記(1)から(9)のうちいずれか一つに記載の半導体装置であって、
SOI構造又はSoN構造を有する
半導体装置。
上記(1)から(9)のうちいずれか一つに記載の半導体装置であって、
MOSFET(Metal Oxide Semiconductor Field Effect Transistor)である
半導体装置。
上記(1)から(11)のうちいずれか一つに記載の半導体装置であって、
上記ストレスライナー膜は、シリコン窒化物からなり、
上記絶縁領域は、シリコン酸化物からなる
半導体装置。
上記(1)から(12)のうちいずれか一つに記載の半導体装置であって、
上記絶縁領域は、上記チャネルに膜応力を印加する
半導体装置。
第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられた中空領域又は絶縁領域
を具備する半導体装置から構成されたCMOS(Complementary MOS)回路。
第1の半導体型を有するソースと、上記第1の半導体型を有するドレインと、第2の半導体型を有し、上記ソースと上記ドレインの間に設けられたボディ領域とを有するトランジスタの上記ボディ領域において、上記ソースと上記ドレインの間で形成されるチャネルの下に設けられた中空領域又は絶縁領域
を具備する半導体装置を含む電子機器。
101…シリコン層
102…ゲート
103…サイドウォール
104…ストレスライナー膜
111…ソース
112…ドレイン
113…ボディ領域
114…低濃度拡散層
121…中空領域
122…チャネル
131…ボディ領域
141…絶縁領域
Claims (7)
- 層表面から所定の深さまで設けられ、第1の半導体型を有するソースと、前記層表面から前記所定の深さまで設けられ、前記第1の半導体型を有するドレインと、第2の半導体型を有し、前記ソースと前記ドレインの間に設けられたボディ領域と、前記層表面上に設けられたゲート絶縁膜を介して前記ボディ領域と対向するゲートと、を有するトランジスタにおいて、前記ソースと前記ドレインの間で形成されるチャネルの下に設けられた中空領域を具備し、
前記中空領域の前記チャネル側の端部のチャネル長に平行な第1の方向における幅はゲート長より小さく、
前記中空領域の前記チャネル側とは反対側の端部の前記第1の方向における幅は前記ゲート長より大きく、
前記中空領域は、前記チャネル側の端部の前記層表面からの深さが10nm以上120nm以下であり、前記チャネル側とは反対側の端部の前記層表面からの深さが前記所定の深さと同一又は前記所定の深さより浅い
半導体装置。 - 請求項1に記載の半導体装置であって、
前記チャネルに膜応力を印加するストレスライナー膜
をさらに具備する半導体装置。 - 請求項2に記載の半導体装置であって、
前記半導体装置は、前記第1の半導体型がN型であり、前記第2の半導体型がP型であるN型MOSFET(Metal Oxide Semiconductor Field Effect Transistor)であり、
前記ストレスライナー膜は、前記チャネルに引っ張り方向の膜応力を印加する
半導体装置。 - 請求項2に記載の半導体装置であって、
前記半導体装置は、前記第1の半導体型がP型であり、前記第2の半導体型がN型であるP型MOSFET(Metal Oxide Semiconductor Field Effect Transistor)であり、
前記ストレスライナー膜は、前記チャネルに圧縮方向の膜応力を印加する
半導体装置。 - 請求項1に記載の半導体装置であって、
SOI構造又はSoN構造を有する
半導体装置。 - 層表面から所定の深さまで設けられ、第1の半導体型を有するソースと、前記層表面から前記所定の深さまで設けられ、前記第1の半導体型を有するドレインと、第2の半導体型を有し、前記ソースと前記ドレインの間に設けられたボディ領域と、前記層表面上に設けられたゲート絶縁膜を介して前記ボディ領域と対向するゲートと、を有するトランジスタにおいて、前記ソースと前記ドレインの間で形成されるチャネルの下に設けられた中空領域を具備し、
前記中空領域の前記チャネル側の端部のチャネル長に平行な第1の方向における幅はゲート長より小さく、
前記中空領域の前記チャネル側とは反対側の端部の前記第1の方向における幅は前記ゲート長より大きく、
前記中空領域は、前記チャネル側の端部の前記層表面からの深さが10nm以上120nm以下であり、前記チャネル側とは反対側の端部の前記層表面からの深さが前記所定の深さと同一又は前記所定の深さより浅い
半導体装置から構成されたCMOS(Complementary MOS)回路。 - 層表面から所定の深さまで設けられ、第1の半導体型を有するソースと、前記層表面から前記所定の深さまで設けられ、前記第1の半導体型を有するドレインと、第2の半導体型を有し、前記ソースと前記ドレインの間に設けられたボディ領域と、前記層表面上に設けられたゲート絶縁膜を介して前記ボディ領域と対向するゲートと、を有するトランジスタにおいて、前記ソースと前記ドレインの間で形成されるチャネルの下に設けられた中空領域を具備し、
前記中空領域の前記チャネル側の端部のチャネル長に平行な第1の方向における幅はゲート長より小さく、
前記中空領域の前記チャネル側とは反対側の端部の前記第1の方向における幅は前記ゲート長より大きく、
前記中空領域は、前記チャネル側の端部の前記層表面からの深さが10nm以上120nm以下であり、前記チャネル側とは反対側の端部の前記層表面からの深さが前記所定の深さと同一又は前記所定の深さより浅い
半導体装置を含む電子機器。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016087099 | 2016-04-25 | ||
JP2016087099 | 2016-04-25 | ||
PCT/JP2017/010716 WO2017187831A1 (ja) | 2016-04-25 | 2017-03-16 | 半導体装置、cmos回路及び電子機器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2017187831A1 JPWO2017187831A1 (ja) | 2019-02-28 |
JP6969543B2 true JP6969543B2 (ja) | 2021-11-24 |
Family
ID=60161531
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018514190A Active JP6969543B2 (ja) | 2016-04-25 | 2017-03-16 | 半導体装置、cmos回路及び電子機器 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10950726B2 (ja) |
JP (1) | JP6969543B2 (ja) |
WO (1) | WO2017187831A1 (ja) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003298047A (ja) * | 2002-04-02 | 2003-10-17 | Takehide Shirato | 半導体装置及びその製造方法 |
JP4277481B2 (ja) | 2002-05-08 | 2009-06-10 | 日本電気株式会社 | 半導体基板の製造方法、半導体装置の製造方法 |
US7923782B2 (en) * | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
JP2008053638A (ja) * | 2006-08-28 | 2008-03-06 | Nec Corp | 半導体素子及びその製造方法 |
JP2008153515A (ja) * | 2006-12-19 | 2008-07-03 | Fujitsu Ltd | Mosトランジスタ、そのmosトランジスタの製造方法、そのmosトランジスタを利用したcmos型半導体装置、及び、そのcmos型半導体装置を利用した半導体装置 |
JP2011199112A (ja) | 2010-03-23 | 2011-10-06 | Toshiba Corp | 半導体装置およびその製造方法 |
WO2012006890A1 (zh) * | 2010-07-15 | 2012-01-19 | 电子科技大学 | 一种利用应力集中效应增强沟道应力的mos晶体管 |
CN102487018B (zh) * | 2010-12-03 | 2014-03-12 | 中芯国际集成电路制造(北京)有限公司 | Mos晶体管及其形成方法 |
-
2017
- 2017-03-16 WO PCT/JP2017/010716 patent/WO2017187831A1/ja active Application Filing
- 2017-03-16 JP JP2018514190A patent/JP6969543B2/ja active Active
- 2017-03-16 US US16/094,403 patent/US10950726B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JPWO2017187831A1 (ja) | 2019-02-28 |
US20190131455A1 (en) | 2019-05-02 |
US10950726B2 (en) | 2021-03-16 |
WO2017187831A1 (ja) | 2017-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11424244B2 (en) | Integrated circuit having a vertical power MOS transistor | |
US9023715B2 (en) | Methods of forming bulk FinFET devices so as to reduce punch through leakage currents | |
JP4439486B2 (ja) | 半導体装置 | |
US9012986B2 (en) | Combination FinFET and planar FET semiconductor device and methods of making such a device | |
KR101148138B1 (ko) | 리세스된 드레인 및 소스 영역을 갖는 nmos 트랜지스터와 드레인 및 소스 영역에 실리콘/게르마늄 물질을 갖는 pmos 트랜지스터를 포함하는 cmos 디바이스 | |
US8728885B1 (en) | Methods of forming a three-dimensional semiconductor device with a nanowire channel structure | |
CN103151377A (zh) | 横向晶体管组件及其制造方法 | |
US9660020B2 (en) | Integrated circuits with laterally diffused metal oxide semiconductor structures and methods for fabricating the same | |
US20160254351A1 (en) | Ldd-free semiconductor structure and manufacturing method of the same | |
JP5925740B2 (ja) | トンネル電界効果トランジスタ | |
US10199392B2 (en) | FinFET device having a partially dielectric isolated fin structure | |
US20080090360A1 (en) | Methods for fabricating multiple finger transistors | |
US7883971B2 (en) | Gate structure in a trench region of a semiconductor device and method for manufacturing the same | |
JP5558243B2 (ja) | 半導体装置 | |
US9570584B2 (en) | Semiconductor structure and manufacturing method thereof | |
JP6969543B2 (ja) | 半導体装置、cmos回路及び電子機器 | |
JP2007005621A (ja) | 高歪みmosトランジスタを含む半導体装置 | |
TW201826526A (zh) | 具有凹槽結構的金屬氧化半導體元件及其製造方法 | |
JP6757678B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2015149355A (ja) | 半導体素子及びその製造方法 | |
KR20120120038A (ko) | 모스 반도체 디바이스 및 그 제조 방법 | |
JP2016219708A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200226 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210323 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210517 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210706 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210830 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20210830 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210928 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20211011 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6969543 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |