JP6550878B2 - Ｃｒ発振回路 - Google Patents

Ｃｒ発振回路 Download PDF

Info

Publication number
JP6550878B2
JP6550878B2 JP2015081258A JP2015081258A JP6550878B2 JP 6550878 B2 JP6550878 B2 JP 6550878B2 JP 2015081258 A JP2015081258 A JP 2015081258A JP 2015081258 A JP2015081258 A JP 2015081258A JP 6550878 B2 JP6550878 B2 JP 6550878B2
Authority
JP
Japan
Prior art keywords
field effect
channel field
effect transistor
gate
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015081258A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016201703A5 (enExample
JP2016201703A (ja
Inventor
光 白尾
光 白尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2015081258A priority Critical patent/JP6550878B2/ja
Priority to US15/059,977 priority patent/US9716501B2/en
Publication of JP2016201703A publication Critical patent/JP2016201703A/ja
Publication of JP2016201703A5 publication Critical patent/JP2016201703A5/ja
Application granted granted Critical
Publication of JP6550878B2 publication Critical patent/JP6550878B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/02—Details
    • H03B5/04—Modifications of generator to compensate for variations in physical values, e.g. power supply, load, temperature
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
    • H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
    • H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
    • H03B5/10—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being vacuum tube
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/02—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/097—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a comparator for comparing the voltages obtained from two frequency to voltage converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2015081258A 2015-04-10 2015-04-10 Ｃｒ発振回路 Active JP6550878B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2015081258A JP6550878B2 (ja) 2015-04-10 2015-04-10 Ｃｒ発振回路
US15/059,977 US9716501B2 (en) 2015-04-10 2016-03-03 CR oscillation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015081258A JP6550878B2 (ja) 2015-04-10 2015-04-10 Ｃｒ発振回路

Publications (3)

Publication Number Publication Date
JP2016201703A JP2016201703A (ja) 2016-12-01
JP2016201703A5 JP2016201703A5 (enExample) 2018-04-26
JP6550878B2 true JP6550878B2 (ja) 2019-07-31

Family

ID=57112874

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015081258A Active JP6550878B2 (ja) 2015-04-10 2015-04-10 Ｃｒ発振回路

Country Status (2)

Country Link
US (1) US9716501B2 (enExample)
JP (1) JP6550878B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020105182A1 (ja) * 2018-11-22 2020-05-28 株式会社ソシオネクスト 電圧制御発振器およびそれを用いたｐｌｌ回路
CN112349320B (zh) * 2019-08-06 2024-08-23 长鑫存储技术有限公司 字线驱动电路及存储单元
JP2025060127A (ja) * 2023-09-29 2025-04-10 ローム株式会社 スペクトラム拡散クロック生成回路
US20250337420A1 (en) * 2024-04-25 2025-10-30 Indian Institute Of Technology Ropar Resistor-assisted supply sensitivity improved ring oscillator for wireline and wireless applications

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06104639A (ja) 1992-09-17 1994-04-15 Seiko Instr Inc Ｃｒ発振回路
JP2001102866A (ja) * 1999-09-30 2001-04-13 Denso Corp Ｃｒ発振回路
KR100347349B1 (ko) 2000-05-23 2002-12-26 삼성전자 주식회사 마이크로파워 저항-캐패시터 발진기
JP2005167927A (ja) 2003-12-05 2005-06-23 Seiko Instruments Inc Ｃｒ発振回路
KR100587064B1 (ko) * 2003-12-08 2006-06-07 주식회사 하이닉스반도체 가변 구동 전압을 갖는 오실레이타
JP4985035B2 (ja) 2007-03-30 2012-07-25 富士通セミコンダクター株式会社 発振回路
JP4973579B2 (ja) * 2008-03-31 2012-07-11 富士通セミコンダクター株式会社 Ｃｒ発振回路
US8076980B2 (en) * 2010-01-19 2011-12-13 Elite Semiconductor Memory Technology Inc. Temperature-compensated ring oscillator

Also Published As

Publication number Publication date
US9716501B2 (en) 2017-07-25
JP2016201703A (ja) 2016-12-01
US20160301398A1 (en) 2016-10-13

Similar Documents

Publication Publication Date Title
KR100657829B1 (ko) 보상 회로를 구비한 레벨 쉬프터 및 디지털 회로
US5594361A (en) Logic gate with controllable hysteresis and high frequency voltage controlled oscillator
US5767748A (en) Voltage controlled oscillator and voltage controlled delay circuit
US9325323B2 (en) CMOS oscillator having stable frequency with process, temperature, and voltage variation
WO2008131545A1 (en) A buffer comprising a voltage level shifting circuit
JP6550878B2 (ja) Ｃｒ発振回路
US20170117888A1 (en) Voltage comparison circuit
TW201830861A (zh) 移位器
JP2009053971A (ja) 基準電圧発生回路及びタイマ回路
JP4878243B2 (ja) 定電流回路
CN115808950A (zh) 温度补偿电路及使用其的半导体集成电路
KR100735752B1 (ko) 스윙 리미터
JP5377421B2 (ja) 半導体集積回路
US9000826B2 (en) Level shifting circuit with adaptive feedback
KR102483031B1 (ko) 전류 생성 회로
US9660651B2 (en) Level shift circuit
JP2007043661A (ja) 遅延回路
US20130321029A1 (en) Input decision circuit
KR102572587B1 (ko) 콤퍼레이터 및 발진 회로
JP5120154B2 (ja) 信号形成回路
JP2006217544A (ja) 発振器
KR100799120B1 (ko) 지연회로
US6507229B1 (en) Voltage controlled delay circuit
KR100587064B1 (ko) 가변 구동 전압을 갖는 오실레이타
US20160036444A1 (en) Fast voltage domain converters with symmetric and supply insensitive propagation delay

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180316

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180316

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181106

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181113

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181220

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190604

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190617

R150 Certificate of patent or registration of utility model

Ref document number: 6550878

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150