JP6249571B2 - 適応電荷平衡ｍｏｓｆｅｔ技法 - Google Patents

適応電荷平衡ｍｏｓｆｅｔ技法 Download PDF

Info

Publication number
JP6249571B2
JP6249571B2 JP2015550821A JP2015550821A JP6249571B2 JP 6249571 B2 JP6249571 B2 JP 6249571B2 JP 2015550821 A JP2015550821 A JP 2015550821A JP 2015550821 A JP2015550821 A JP 2015550821A JP 6249571 B2 JP6249571 B2 JP 6249571B2
Authority
JP
Japan
Prior art keywords
field plate
region
type dopant
semiconductor layer
heavily doped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015550821A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016506082A5 (https=
JP2016506082A (ja
Inventor
ナヴィーン ティピルネニ，
ナヴィーン ティピルネニ，
ディーヴァ エヌ． パタナヤク，
ディーヴァ エヌ． パタナヤク，
Original Assignee
ヴィシェイ−シリコニックス
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ヴィシェイ−シリコニックス filed Critical ヴィシェイ−シリコニックス
Publication of JP2016506082A publication Critical patent/JP2016506082A/ja
Publication of JP2016506082A5 publication Critical patent/JP2016506082A5/ja
Application granted granted Critical
Publication of JP6249571B2 publication Critical patent/JP6249571B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]  having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
    • H10D62/107—Buried supplementary regions, e.g. buried guard rings 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H10D62/109—Reduced surface field [RESURF] PN junction structures
    • H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/111—Field plates
    • H10D64/112—Field plates comprising multiple field plate segments
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/111—Field plates
    • H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/222—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
JP2015550821A 2012-12-31 2013-12-27 適応電荷平衡ｍｏｓｆｅｔ技法 Active JP6249571B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/732,284 US9853140B2 (en) 2012-12-31 2012-12-31 Adaptive charge balanced MOSFET techniques
US13/732,284 2012-12-31
PCT/US2013/078129 WO2014106127A1 (en) 2012-12-31 2013-12-27 Adaptive charge balanced mosfet techniques

Publications (3)

Publication Number Publication Date
JP2016506082A JP2016506082A (ja) 2016-02-25
JP2016506082A5 JP2016506082A5 (https=) 2017-10-26
JP6249571B2 true JP6249571B2 (ja) 2017-12-20

Family

ID=51016180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015550821A Active JP6249571B2 (ja) 2012-12-31 2013-12-27 適応電荷平衡ｍｏｓｆｅｔ技法

Country Status (6)

Country Link
US (1) US9853140B2 (https=)
EP (1) EP2939272B1 (https=)
JP (1) JP6249571B2 (https=)
KR (1) KR101786278B1 (https=)
CN (1) CN105027290B (https=)
WO (1) WO2014106127A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11721732B2 (en) 2021-08-18 2023-08-08 Kabushiki Kaisha Toshiba Semiconductor device with control electrodes provided in trenches of different widths

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9853140B2 (en) 2012-12-31 2017-12-26 Vishay-Siliconix Adaptive charge balanced MOSFET techniques
WO2016080322A1 (ja) 2014-11-18 2016-05-26 ローム株式会社 半導体装置および半導体装置の製造方法
TWI599041B (zh) * 2015-11-23 2017-09-11 節能元件控股有限公司 具有底部閘極之金氧半場效電晶體功率元件及其製作方法
WO2017130374A1 (ja) 2016-01-29 2017-08-03 新電元工業株式会社 パワー半導体装置及びパワー半導体装置の製造方法
JP7470075B2 (ja) 2021-03-10 2024-04-17 株式会社東芝 半導体装置

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252288B1 (en) 1999-01-19 2001-06-26 Rockwell Science Center, Llc High power trench-based rectifier with improved reverse breakdown characteristic
JP2002100772A (ja) 2000-07-17 2002-04-05 Toshiba Corp 電力用半導体装置及びその製造方法
US6677641B2 (en) 2001-10-17 2004-01-13 Fairchild Semiconductor Corporation Semiconductor structure with improved smaller forward voltage loss and higher blocking capability
US7132712B2 (en) 2002-11-05 2006-11-07 Fairchild Semiconductor Corporation Trench structure having one or more diodes embedded therein adjacent a PN junction
DE10235198B4 (de) 2001-08-02 2011-08-11 Fuji Electric Systems Co., Ltd. Leistungs-Halbleitergleichrichter mit ringförmigen Gräben
JP4209260B2 (ja) 2003-06-04 2009-01-14 Ｎｅｃエレクトロニクス株式会社 半導体装置およびその製造方法
CN103199017B (zh) 2003-12-30 2016-08-03 飞兆半导体公司 形成掩埋导电层方法、材料厚度控制法、形成晶体管方法
US7326617B2 (en) * 2005-08-23 2008-02-05 United Microelectronics Corp. Method of fabricating a three-dimensional multi-gate device
US8344451B2 (en) * 2007-01-09 2013-01-01 Maxpower Semiconductor, Inc. Semiconductor device
US20080272429A1 (en) 2007-05-04 2008-11-06 Icemos Technology Corporation Superjunction devices having narrow surface layout of terminal structures and methods of manufacturing the devices
EP2248159A4 (en) 2008-02-14 2011-07-13 Maxpower Semiconductor Inc SEMICONDUCTOR COMPONENT STRUCTURES AND SAME PROCESSES
US20100264486A1 (en) 2009-04-20 2010-10-21 Texas Instruments Incorporated Field plate trench mosfet transistor with graded dielectric liner thickness
US10026835B2 (en) 2009-10-28 2018-07-17 Vishay-Siliconix Field boosted metal-oxide-semiconductor field effect transistor
US8354711B2 (en) * 2010-01-11 2013-01-15 Maxpower Semiconductor, Inc. Power MOSFET and its edge termination
WO2011087994A2 (en) 2010-01-12 2011-07-21 Maxpower Semiconductor Inc. Devices, components and methods combining trench field plates with immobile electrostatic charge
JP5762689B2 (ja) 2010-02-26 2015-08-12 株式会社東芝 半導体装置
TWI407564B (zh) * 2010-06-07 2013-09-01 科軒微電子股份有限公司 具有溝槽底部多晶矽結構之功率半導體及其製造方法
JP5580150B2 (ja) 2010-09-09 2014-08-27 株式会社東芝 半導体装置
US8680607B2 (en) 2011-06-20 2014-03-25 Maxpower Semiconductor, Inc. Trench gated power device with multiple trench width and its fabrication process
JP2013131512A (ja) 2011-12-20 2013-07-04 Sumitomo Electric Ind Ltd 半導体装置およびその製造方法
JP2013145770A (ja) 2012-01-13 2013-07-25 Sumitomo Electric Ind Ltd 半導体装置およびその製造方法
US9853140B2 (en) 2012-12-31 2017-12-26 Vishay-Siliconix Adaptive charge balanced MOSFET techniques

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11721732B2 (en) 2021-08-18 2023-08-08 Kabushiki Kaisha Toshiba Semiconductor device with control electrodes provided in trenches of different widths

Also Published As

Publication number Publication date
EP2939272A4 (en) 2016-09-14
EP2939272B1 (en) 2021-02-03
US9853140B2 (en) 2017-12-26
CN105027290A (zh) 2015-11-04
KR20150103017A (ko) 2015-09-09
KR101786278B1 (ko) 2017-10-17
WO2014106127A1 (en) 2014-07-03
CN105027290B (zh) 2018-08-10
US20140183624A1 (en) 2014-07-03
JP2016506082A (ja) 2016-02-25
EP2939272A1 (en) 2015-11-04

Similar Documents

Publication Publication Date Title
US8362550B2 (en) Trench power MOSFET with reduced on-resistance
US10147801B2 (en) Transistor with buried P+ and source contact
CN100524809C (zh) 场效应晶体管半导体器件
US10263070B2 (en) Method of manufacturing LV/MV super junction trench power MOSFETs
US7417266B1 (en) MOSFET having a JFET embedded as a body diode
US7989886B2 (en) Alignment of trench for MOS
CN103855222B (zh) 半导体器件和制造半导体器件的方法
US8889518B2 (en) LDMOS transistor with asymmetric spacer as gate
CN104752492B (zh) 用于制造半导体器件的方法和半导体器件
US12057499B2 (en) Transistor devices with termination regions
JP2019519938A (ja) 短チャネルトレンチ型パワーｍｏｓｆｅｔ
CN104518034B (zh) Jfet器件及其制造方法
JP6249571B2 (ja) 適応電荷平衡ｍｏｓｆｅｔ技法
CN110265478A (zh) 具有场板结构的晶体管沟槽结构
JP2018011079A (ja) トレンチ金属酸化物半導体電界効果トランジスタ
JP2013509720A5 (https=)
CN210006740U (zh) 功率器件和电子设备
CN121531752A (zh) 半导体器件结构及其制备方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150826

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150826

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160825

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160830

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20161130

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170314

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170613

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170814

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20170914

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20171024

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20171120

R150 Certificate of patent or registration of utility model

Ref document number: 6249571

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250