CN105027290B - 自适应电荷平衡的mosfet技术 - Google Patents
自适应电荷平衡的mosfet技术 Download PDFInfo
- Publication number
- CN105027290B CN105027290B CN201380073977.XA CN201380073977A CN105027290B CN 105027290 B CN105027290 B CN 105027290B CN 201380073977 A CN201380073977 A CN 201380073977A CN 105027290 B CN105027290 B CN 105027290B
- Authority
- CN
- China
- Prior art keywords
- region
- field plate
- doped
- regions
- field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
- H10D62/107—Buried supplementary regions, e.g. buried guard rings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/109—Reduced surface field [RESURF] PN junction structures
- H10D62/111—Multiple RESURF structures, e.g. double RESURF or 3D-RESURF structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/112—Field plates comprising multiple field plate segments
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/222—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/732,284 US9853140B2 (en) | 2012-12-31 | 2012-12-31 | Adaptive charge balanced MOSFET techniques |
| US13/732,284 | 2012-12-31 | ||
| PCT/US2013/078129 WO2014106127A1 (en) | 2012-12-31 | 2013-12-27 | Adaptive charge balanced mosfet techniques |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105027290A CN105027290A (zh) | 2015-11-04 |
| CN105027290B true CN105027290B (zh) | 2018-08-10 |
Family
ID=51016180
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201380073977.XA Active CN105027290B (zh) | 2012-12-31 | 2013-12-27 | 自适应电荷平衡的mosfet技术 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9853140B2 (https=) |
| EP (1) | EP2939272B1 (https=) |
| JP (1) | JP6249571B2 (https=) |
| KR (1) | KR101786278B1 (https=) |
| CN (1) | CN105027290B (https=) |
| WO (1) | WO2014106127A1 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9853140B2 (en) | 2012-12-31 | 2017-12-26 | Vishay-Siliconix | Adaptive charge balanced MOSFET techniques |
| WO2016080322A1 (ja) | 2014-11-18 | 2016-05-26 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
| TWI599041B (zh) * | 2015-11-23 | 2017-09-11 | 節能元件控股有限公司 | 具有底部閘極之金氧半場效電晶體功率元件及其製作方法 |
| WO2017130374A1 (ja) | 2016-01-29 | 2017-08-03 | 新電元工業株式会社 | パワー半導体装置及びパワー半導体装置の製造方法 |
| JP7470075B2 (ja) | 2021-03-10 | 2024-04-17 | 株式会社東芝 | 半導体装置 |
| JP7614977B2 (ja) | 2021-08-18 | 2025-01-16 | 株式会社東芝 | 半導体装置およびその製造方法 |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020005549A1 (en) * | 2000-07-17 | 2002-01-17 | Wataru Saito | Power semiconductor device and method of manufacturing the same |
| CN1605119A (zh) * | 2001-10-17 | 2005-04-06 | 费查尔德半导体有限公司 | 有改善的较小正向电压损耗和较高截断能力的半导体结构 |
| US7582519B2 (en) * | 2002-11-05 | 2009-09-01 | Fairchild Semiconductor Corporation | Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction |
| US20110298042A1 (en) * | 2010-06-07 | 2011-12-08 | Great Power Semiconductor Corp. | Power semiconductor device with trench bottom polysilicon and fabrication method thereof |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6252288B1 (en) | 1999-01-19 | 2001-06-26 | Rockwell Science Center, Llc | High power trench-based rectifier with improved reverse breakdown characteristic |
| DE10235198B4 (de) | 2001-08-02 | 2011-08-11 | Fuji Electric Systems Co., Ltd. | Leistungs-Halbleitergleichrichter mit ringförmigen Gräben |
| JP4209260B2 (ja) | 2003-06-04 | 2009-01-14 | Necエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| CN103199017B (zh) | 2003-12-30 | 2016-08-03 | 飞兆半导体公司 | 形成掩埋导电层方法、材料厚度控制法、形成晶体管方法 |
| US7326617B2 (en) * | 2005-08-23 | 2008-02-05 | United Microelectronics Corp. | Method of fabricating a three-dimensional multi-gate device |
| US8344451B2 (en) * | 2007-01-09 | 2013-01-01 | Maxpower Semiconductor, Inc. | Semiconductor device |
| US20080272429A1 (en) | 2007-05-04 | 2008-11-06 | Icemos Technology Corporation | Superjunction devices having narrow surface layout of terminal structures and methods of manufacturing the devices |
| EP2248159A4 (en) | 2008-02-14 | 2011-07-13 | Maxpower Semiconductor Inc | SEMICONDUCTOR COMPONENT STRUCTURES AND SAME PROCESSES |
| US20100264486A1 (en) | 2009-04-20 | 2010-10-21 | Texas Instruments Incorporated | Field plate trench mosfet transistor with graded dielectric liner thickness |
| US10026835B2 (en) | 2009-10-28 | 2018-07-17 | Vishay-Siliconix | Field boosted metal-oxide-semiconductor field effect transistor |
| US8354711B2 (en) * | 2010-01-11 | 2013-01-15 | Maxpower Semiconductor, Inc. | Power MOSFET and its edge termination |
| WO2011087994A2 (en) | 2010-01-12 | 2011-07-21 | Maxpower Semiconductor Inc. | Devices, components and methods combining trench field plates with immobile electrostatic charge |
| JP5762689B2 (ja) | 2010-02-26 | 2015-08-12 | 株式会社東芝 | 半導体装置 |
| JP5580150B2 (ja) | 2010-09-09 | 2014-08-27 | 株式会社東芝 | 半導体装置 |
| US8680607B2 (en) | 2011-06-20 | 2014-03-25 | Maxpower Semiconductor, Inc. | Trench gated power device with multiple trench width and its fabrication process |
| JP2013131512A (ja) | 2011-12-20 | 2013-07-04 | Sumitomo Electric Ind Ltd | 半導体装置およびその製造方法 |
| JP2013145770A (ja) | 2012-01-13 | 2013-07-25 | Sumitomo Electric Ind Ltd | 半導体装置およびその製造方法 |
| US9853140B2 (en) | 2012-12-31 | 2017-12-26 | Vishay-Siliconix | Adaptive charge balanced MOSFET techniques |
-
2012
- 2012-12-31 US US13/732,284 patent/US9853140B2/en active Active
-
2013
- 2013-12-27 EP EP13868438.6A patent/EP2939272B1/en active Active
- 2013-12-27 WO PCT/US2013/078129 patent/WO2014106127A1/en not_active Ceased
- 2013-12-27 CN CN201380073977.XA patent/CN105027290B/zh active Active
- 2013-12-27 KR KR1020157017449A patent/KR101786278B1/ko active Active
- 2013-12-27 JP JP2015550821A patent/JP6249571B2/ja active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020005549A1 (en) * | 2000-07-17 | 2002-01-17 | Wataru Saito | Power semiconductor device and method of manufacturing the same |
| CN1605119A (zh) * | 2001-10-17 | 2005-04-06 | 费查尔德半导体有限公司 | 有改善的较小正向电压损耗和较高截断能力的半导体结构 |
| US7582519B2 (en) * | 2002-11-05 | 2009-09-01 | Fairchild Semiconductor Corporation | Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction |
| US20110298042A1 (en) * | 2010-06-07 | 2011-12-08 | Great Power Semiconductor Corp. | Power semiconductor device with trench bottom polysilicon and fabrication method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2939272A4 (en) | 2016-09-14 |
| EP2939272B1 (en) | 2021-02-03 |
| US9853140B2 (en) | 2017-12-26 |
| JP6249571B2 (ja) | 2017-12-20 |
| CN105027290A (zh) | 2015-11-04 |
| KR20150103017A (ko) | 2015-09-09 |
| KR101786278B1 (ko) | 2017-10-17 |
| WO2014106127A1 (en) | 2014-07-03 |
| US20140183624A1 (en) | 2014-07-03 |
| JP2016506082A (ja) | 2016-02-25 |
| EP2939272A1 (en) | 2015-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8362550B2 (en) | Trench power MOSFET with reduced on-resistance | |
| CN100524809C (zh) | 场效应晶体管半导体器件 | |
| US11888022B2 (en) | SOI lateral homogenization field high voltage power semiconductor device, manufacturing method and application thereof | |
| US8704292B2 (en) | Vertical capacitive depletion field effect transistor | |
| US7989886B2 (en) | Alignment of trench for MOS | |
| CN103855222B (zh) | 半导体器件和制造半导体器件的方法 | |
| CN104752492B (zh) | 用于制造半导体器件的方法和半导体器件 | |
| CN105027290B (zh) | 自适应电荷平衡的mosfet技术 | |
| US12057499B2 (en) | Transistor devices with termination regions | |
| CN104518034B (zh) | Jfet器件及其制造方法 | |
| US20190280094A1 (en) | Transistor trench structure with field plate structures | |
| US9614031B2 (en) | Methods for forming a high-voltage super junction by trench and epitaxial doping | |
| US20170236930A1 (en) | Vertical double-diffused metal-oxide semiconductor field-effect transistor and manufacturing method therefor | |
| JP2018011079A (ja) | トレンチ金属酸化物半導体電界効果トランジスタ | |
| JP2013509720A5 (https=) | ||
| CN210006740U (zh) | 功率器件和电子设备 | |
| CN102810563B (zh) | 横向沟槽mesfet |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |