JP6178512B2 - 選択的な電力または性能の最適化を伴うメモリチャネルインターリービングのためのシステムおよび方法 - Google Patents

選択的な電力または性能の最適化を伴うメモリチャネルインターリービングのためのシステムおよび方法 Download PDF

Info

Publication number
JP6178512B2
JP6178512B2 JP2016533452A JP2016533452A JP6178512B2 JP 6178512 B2 JP6178512 B2 JP 6178512B2 JP 2016533452 A JP2016533452 A JP 2016533452A JP 2016533452 A JP2016533452 A JP 2016533452A JP 6178512 B2 JP6178512 B2 JP 6178512B2
Authority
JP
Japan
Prior art keywords
memory
preference
memory device
performance
linear region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016533452A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016529618A (ja
JP2016529618A5 (enExample
Inventor
デクスター・チュン
ヤンル・リ
アレックス・トゥ
ハウ−ジン・ロ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2016529618A publication Critical patent/JP2016529618A/ja
Publication of JP2016529618A5 publication Critical patent/JP2016529618A5/ja
Application granted granted Critical
Publication of JP6178512B2 publication Critical patent/JP6178512B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0009—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a DRAM cell
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1028—Power efficiency
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Error Detection And Correction (AREA)
  • Mobile Radio Communication Systems (AREA)
JP2016533452A 2013-08-08 2014-08-07 選択的な電力または性能の最適化を伴うメモリチャネルインターリービングのためのシステムおよび方法 Expired - Fee Related JP6178512B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/962,746 US9612648B2 (en) 2013-08-08 2013-08-08 System and method for memory channel interleaving with selective power or performance optimization
US13/962,746 2013-08-08
PCT/US2014/050208 WO2015021316A1 (en) 2013-08-08 2014-08-07 System and method for memory channel interleaving with selective power or performance optimization

Publications (3)

Publication Number Publication Date
JP2016529618A JP2016529618A (ja) 2016-09-23
JP2016529618A5 JP2016529618A5 (enExample) 2017-07-20
JP6178512B2 true JP6178512B2 (ja) 2017-08-09

Family

ID=51422152

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016533452A Expired - Fee Related JP6178512B2 (ja) 2013-08-08 2014-08-07 選択的な電力または性能の最適化を伴うメモリチャネルインターリービングのためのシステムおよび方法

Country Status (8)

Country Link
US (1) US9612648B2 (enExample)
EP (1) EP3030949B1 (enExample)
JP (1) JP6178512B2 (enExample)
KR (1) KR101753020B1 (enExample)
CN (1) CN105452986B (enExample)
BR (1) BR112016002454B1 (enExample)
CA (1) CA2918091C (enExample)
WO (1) WO2015021316A1 (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9256531B2 (en) 2012-06-19 2016-02-09 Samsung Electronics Co., Ltd. Memory system and SoC including linear addresss remapping logic
KR102355573B1 (ko) * 2014-10-29 2022-01-27 삼성전자주식회사 선형 리맵퍼 및 액세스 윈도우를 포함하는 메모리 시스템 및 시스템 온 칩
US20170108914A1 (en) * 2015-10-16 2017-04-20 Qualcomm Incorporated System and method for memory channel interleaving using a sliding threshold address
US20170109090A1 (en) * 2015-10-16 2017-04-20 Qualcomm Incorporated System and method for page-by-page memory channel interleaving
US20170108911A1 (en) * 2015-10-16 2017-04-20 Qualcomm Incorporated System and method for page-by-page memory channel interleaving
US20170162235A1 (en) * 2015-12-02 2017-06-08 Qualcomm Incorporated System and method for memory management using dynamic partial channel interleaving
US20170262367A1 (en) * 2016-03-11 2017-09-14 Qualcomm Incorporated Multi-rank collision reduction in a hybrid parallel-serial memory system
US10140223B2 (en) * 2016-06-27 2018-11-27 Qualcomm Incorporated System and method for odd modulus memory channel interleaving
CN106201905B (zh) * 2016-07-11 2019-09-24 浪潮(北京)电子信息产业有限公司 一种内存编址方法
KR102707683B1 (ko) * 2016-07-12 2024-09-20 삼성전자주식회사 메모리 채널의 소프트웨어 트레이닝을 수행하는 전자 장치 및 그것의 메모리 채널 트레이닝 방법
CN106991007B (zh) * 2017-03-31 2019-09-03 青岛大学 一种基于gpu片上的数据处理方法及设备
CN107291537A (zh) * 2017-06-07 2017-10-24 江苏海平面数据科技有限公司 一种gpu片上存储空间使用的优化方法
KR102178931B1 (ko) * 2018-02-21 2020-11-13 서강대학교 산학협력단 힙 메모리 오브젝트의 에너지 소모량 예측 방법 및 이를 구현하는 메모리 시스템
US10628308B2 (en) 2018-05-24 2020-04-21 Qualcomm Incorporated Dynamic adjustment of memory channel interleave granularity
EP3800527B1 (en) 2018-06-12 2025-01-22 Huawei Technologies Co., Ltd. Memory management method, device and system
CN108845958B (zh) * 2018-06-19 2022-05-17 中国科学院软件研究所 一种交织器映射和动态内存管理系统及方法
CN112513824B (zh) * 2018-07-31 2024-04-09 华为技术有限公司 一种内存交织方法及装置
KR102187213B1 (ko) * 2019-01-24 2020-12-04 서강대학교 산학협력단 힙 메모리 오브젝트의 배치 방법 및 이를 구현하는 이기종 메모리 시스템
US11256318B2 (en) * 2019-08-09 2022-02-22 Intel Corporation Techniques for memory access in a reduced power state
CN113157602B (zh) * 2020-01-07 2024-01-26 中科寒武纪科技股份有限公司 一种对内存进行分配的方法、设备及计算机可读存储介质
EP3945424B1 (en) * 2020-07-31 2024-01-17 NXP USA, Inc. Memory power management method and processor system
KR20220063335A (ko) 2020-11-10 2022-05-17 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
US12314761B2 (en) * 2021-02-12 2025-05-27 University Of Massachusetts System and method for memory allocation and management in non-uniform memory access architecture computing environments
US12164788B2 (en) 2021-11-15 2024-12-10 Samsung Electronics Co., Ltd. System on chip and operation method thereof
US12153529B2 (en) * 2022-05-17 2024-11-26 Samsung Electronics Co., Ltd. Memory system and computing system including the same
US12197266B2 (en) * 2022-11-22 2025-01-14 Gopro, Inc. Dynamic power allocation for memory using multiple interleaving patterns
KR20240126383A (ko) 2023-02-13 2024-08-20 삼성전자주식회사 메모리 접근 방법 및 상기 방법을 수행하는 전자 장치

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1050819A1 (en) 1999-05-03 2000-11-08 Sgs Thomson Microelectronics Sa Computer memory access
US7081897B2 (en) * 2003-12-24 2006-07-25 Intel Corporation Unified memory organization for power savings
JP4569921B2 (ja) * 2004-08-04 2010-10-27 パナソニック株式会社 省電力メモリアクセス制御装置
US8010764B2 (en) 2005-07-07 2011-08-30 International Business Machines Corporation Method and system for decreasing power consumption in memory arrays having usage-driven power management
US7793059B2 (en) * 2006-01-18 2010-09-07 Apple Inc. Interleaving policies for flash memory
US20070180203A1 (en) * 2006-02-01 2007-08-02 Madhusudhan Ramgarajan Optimizing system performance in flexible interleaving memory mode
JP2008152687A (ja) * 2006-12-20 2008-07-03 Matsushita Electric Ind Co Ltd メモリコントローラ
US7739461B2 (en) * 2007-07-10 2010-06-15 International Business Machines Corporation DRAM power management in a memory controller
US7882319B2 (en) * 2007-09-27 2011-02-01 Oracle America Inc. Method and system for memory management
KR20100100395A (ko) 2009-03-06 2010-09-15 삼성전자주식회사 복수의 프로세서를 포함하는 메모리 시스템
US8245060B2 (en) * 2009-10-15 2012-08-14 Microsoft Corporation Memory object relocation for power savings
US8321703B2 (en) 2009-12-12 2012-11-27 Microsoft Corporation Power aware memory allocation
US9043548B2 (en) * 2010-01-28 2015-05-26 Cleversafe, Inc. Streaming content storage
JP5678273B2 (ja) * 2010-03-01 2015-02-25 パナソニックＩｐマネジメント株式会社 メモリコントローラ
JP2011227664A (ja) * 2010-04-19 2011-11-10 Toshiba Corp メモリシステム
US20110320751A1 (en) 2010-06-25 2011-12-29 Qualcomm Incorporated Dynamic Interleaving Of Multi-Channel Memory
US8422315B2 (en) * 2010-07-06 2013-04-16 Winbond Electronics Corp. Memory chips and memory devices using the same
US9235500B2 (en) 2010-12-07 2016-01-12 Microsoft Technology Licensing, Llc Dynamic memory allocation and relocation to create low power regions
US20120179883A1 (en) * 2011-01-12 2012-07-12 Broadcom Corpotation System and method for dynamically adjusting memory performance
US8819379B2 (en) * 2011-11-15 2014-08-26 Memory Technologies Llc Allocating memory based on performance ranking
US11700211B2 (en) * 2012-04-10 2023-07-11 Comcast Cable Communications, Llc Data network traffic management
US9256531B2 (en) * 2012-06-19 2016-02-09 Samsung Electronics Co., Ltd. Memory system and SoC including linear addresss remapping logic
JP6000708B2 (ja) * 2012-07-20 2016-10-05 キヤノン株式会社 メモリ制御装置および方法
US9086957B2 (en) * 2012-08-02 2015-07-21 International Business Machines Corporation Requesting a memory space by a memory controller
US9110795B2 (en) * 2012-12-10 2015-08-18 Qualcomm Incorporated System and method for dynamically allocating memory in a memory subsystem having asymmetric memory components
JP5885651B2 (ja) * 2012-12-27 2016-03-15 株式会社東芝 アドレス生成回路
US20140310503A1 (en) * 2013-04-12 2014-10-16 Texas Instruments Incorporated Memory interleaving on memory channels

Also Published As

Publication number Publication date
JP2016529618A (ja) 2016-09-23
WO2015021316A1 (en) 2015-02-12
EP3030949B1 (en) 2019-05-22
BR112016002454B1 (pt) 2022-01-04
BR112016002454A2 (pt) 2017-08-01
KR20160040289A (ko) 2016-04-12
KR101753020B1 (ko) 2017-07-03
EP3030949A1 (en) 2016-06-15
CA2918091C (en) 2021-03-02
CN105452986B (zh) 2018-06-12
CN105452986A (zh) 2016-03-30
US9612648B2 (en) 2017-04-04
CA2918091A1 (en) 2015-02-12
US20150046732A1 (en) 2015-02-12

Similar Documents

Publication Publication Date Title
JP6178512B2 (ja) 選択的な電力または性能の最適化を伴うメモリチャネルインターリービングのためのシステムおよび方法
US10067865B2 (en) System and method for allocating memory to dissimilar memory devices using quality of service
US9110795B2 (en) System and method for dynamically allocating memory in a memory subsystem having asymmetric memory components
US10140223B2 (en) System and method for odd modulus memory channel interleaving
US8959298B2 (en) System and method for managing performance of a computing device having dissimilar memory types
US20170109090A1 (en) System and method for page-by-page memory channel interleaving
US20170108914A1 (en) System and method for memory channel interleaving using a sliding threshold address
US20170108911A1 (en) System and method for page-by-page memory channel interleaving
US20170262367A1 (en) Multi-rank collision reduction in a hybrid parallel-serial memory system

Legal Events

Date Code Title Description
A529 Written submission of copy of amendment under article 34 pct

Free format text: JAPANESE INTERMEDIATE CODE: A529

Effective date: 20160202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170605

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170605

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20170605

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20170613

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170619

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170713

R150 Certificate of patent or registration of utility model

Ref document number: 6178512

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees