JP6165888B2 - １０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置 - Google Patents

１０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置 Download PDF

Info

Publication number
JP6165888B2
JP6165888B2 JP2015558321A JP2015558321A JP6165888B2 JP 6165888 B2 JP6165888 B2 JP 6165888B2 JP 2015558321 A JP2015558321 A JP 2015558321A JP 2015558321 A JP2015558321 A JP 2015558321A JP 6165888 B2 JP6165888 B2 JP 6165888B2
Authority
JP
Japan
Prior art keywords
training sequence
sequence
received
data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015558321A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016515321A (ja
JP2016515321A5 (enExample
Inventor
ジャン、ハイ
ファン、イン
シュ、シャンロン
リ、ジアン
シュエ、イシェン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2016515321A publication Critical patent/JP2016515321A/ja
Publication of JP2016515321A5 publication Critical patent/JP2016515321A5/ja
Application granted granted Critical
Publication of JP6165888B2 publication Critical patent/JP6165888B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0037—Delay of clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/043—Pseudo-noise [PN] codes variable during transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2015558321A 2013-02-21 2013-02-21 １０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置 Expired - Fee Related JP6165888B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2013/071735 WO2014127514A1 (en) 2013-02-21 2013-02-21 Method and apparatus for data aided timing recovery in 10gbase-t system

Publications (3)

Publication Number Publication Date
JP2016515321A JP2016515321A (ja) 2016-05-26
JP2016515321A5 JP2016515321A5 (enExample) 2017-03-02
JP6165888B2 true JP6165888B2 (ja) 2017-07-19

Family

ID=51390474

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015558321A Expired - Fee Related JP6165888B2 (ja) 2013-02-21 2013-02-21 １０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置

Country Status (6)

Country Link
US (1) US9544128B2 (enExample)
EP (1) EP2959629A4 (enExample)
JP (1) JP6165888B2 (enExample)
KR (1) KR101733660B1 (enExample)
CN (1) CN105122720B (enExample)
WO (1) WO2014127514A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9647799B2 (en) * 2012-10-16 2017-05-09 Inphi Corporation FEC coding identification
US9921899B2 (en) * 2014-12-18 2018-03-20 Oracle International Corporation Monitoring serial link errors
US10050773B1 (en) * 2015-06-30 2018-08-14 Mosys, Inc. Bootstrapped autonegotiation clock from a referenceless clock chip
US10103837B2 (en) * 2016-06-23 2018-10-16 Advanced Micro Devices, Inc. Asynchronous feedback training
EP3297205A1 (en) * 2016-09-16 2018-03-21 Universiteit Gent Sequence aligner for synchronizing data
CN114268315A (zh) * 2020-09-16 2022-04-01 深圳市中兴微电子技术有限公司 环路滤波器、定时恢复方法和装置
CN119051826A (zh) * 2024-04-03 2024-11-29 上海交通大学 10GBase-T物理层同步与均衡方法及装置

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4122393A (en) 1977-05-11 1978-10-24 Ncr Corporation Spread spectrum detector
US4621366A (en) 1984-02-22 1986-11-04 Universal Data Systems, Inc. Modem equalizer training using previously stored parameters
US4599732A (en) * 1984-04-17 1986-07-08 Harris Corporation Technique for acquiring timing and frequency synchronization for modem utilizing known (non-data) symbols as part of their normal transmitted data format
US5058128A (en) * 1989-02-28 1991-10-15 Clarion Co., Ltd. Spread spectrum communication receiver
JP3212390B2 (ja) * 1992-11-17 2001-09-25 クラリオン株式会社 スライディング相関器
JPH07221734A (ja) * 1994-01-31 1995-08-18 Matsushita Electric Ind Co Ltd 符号分割多元接続装置
US5712873A (en) * 1996-06-04 1998-01-27 Thomson Consumer Electronics, Inc. Multi-mode equalizer in a digital video signal processing system
CN1061205C (zh) 1997-07-24 2001-01-24 北京信威通信技术有限公司 扩频通信系统中载波恢复和补偿的方法及其装置
US6693958B1 (en) 1998-12-22 2004-02-17 Thomson Licensing S.A. Adaptive channel equalizer having a training mode
US8385470B2 (en) * 2000-12-05 2013-02-26 Google Inc. Coding a signal with a shuffled-Hadamard function
US7646831B2 (en) * 2001-10-19 2010-01-12 Nokia Corporation Method and a device for controlling data extraction from a data stream containing at lease one data packet
US20030107986A1 (en) * 2001-12-11 2003-06-12 Sarnoff Corporation Method and apparatus for demodulating orthogonal frequency division multiplexed signals
EP1486056B1 (en) 2001-12-24 2018-08-29 Lattice Semiconductor Corporation System for video and auxiliary data transmission over a serial link
US7424067B2 (en) * 2002-10-21 2008-09-09 Stmicroelectronics N.V. Methods and apparatus for synchronization of training sequences
JP4456432B2 (ja) 2004-08-02 2010-04-28 富士通株式会社 基準信号を用いて同期伝送を行う装置および方法
JP2007004496A (ja) 2005-06-23 2007-01-11 Trusted Solutions Kk メール送付システムおよびメール送付方法
KR101206503B1 (ko) 2006-06-30 2012-11-29 삼성전자주식회사 스큐 제거 회로 및 그에 의한 스큐 제거 방법
WO2008085299A1 (en) * 2007-01-09 2008-07-17 Rambus Inc. Receiver with clock recovery circuit and adaptive sample and equalizer timing
US8014482B2 (en) * 2007-11-26 2011-09-06 Faraday Technology Corp. Signal receiving circuit utilizing timing recovery parameter generating circuit
CN101686477B (zh) * 2008-09-24 2012-04-25 华为技术有限公司 采样时钟频率误差检测方法、装置及系统
KR101375466B1 (ko) * 2009-01-12 2014-03-18 램버스 인코포레이티드 다중 전력 모드를 갖는 메조크로노스 시그널링 시스템
US20120039380A1 (en) * 2009-05-29 2012-02-16 Dirk Schmitt Method and apparatus for iterative timing and carrier recovery
US8406278B2 (en) * 2009-06-01 2013-03-26 At&T Intellectual Property I, L.P. Narrowband interference rejection for ultra-wideband systems
US8804888B2 (en) * 2010-07-12 2014-08-12 Ensphere Solutions, Inc. Wide band clock data recovery
JP5640640B2 (ja) * 2010-10-22 2014-12-17 ソニー株式会社 受信装置、受信方法、およびプログラム
JP2015142619A (ja) 2014-01-31 2015-08-06 セイコーエプソン株式会社 処理システム、超音波測定装置、プログラム及び超音波測定方法

Also Published As

Publication number Publication date
US9544128B2 (en) 2017-01-10
EP2959629A1 (en) 2015-12-30
WO2014127514A1 (en) 2014-08-28
EP2959629A4 (en) 2016-10-05
JP2016515321A (ja) 2016-05-26
CN105122720A (zh) 2015-12-02
CN105122720B (zh) 2018-02-06
US20150372803A1 (en) 2015-12-24
KR101733660B1 (ko) 2017-05-10
KR20150119194A (ko) 2015-10-23

Similar Documents

Publication Publication Date Title
JP6165888B2 (ja) １０ｇｂａｓｅ−ｔシステムにおけるデータ支援型タイミング回復のための方法および装置
US8532240B2 (en) Decoupling sampling clock and error clock in a data eye
KR102164627B1 (ko) 송신기와 수신기 사이에서 데이터 신호를 전달하는 채널을 포함하는 고속 링크를 최적화하는 시스템 및 그 방법, 그리고 송신기와 수신기 사이의 채널을 특성화하는 방법
TWI532327B (zh) 嵌入決策回授等化器之相位偵測裝置與時脈資料回復電路
CN107832246B (zh) 半导体装置
CN105391537A (zh) 在电子设备中执行数据采样控制的方法及其装置
US7932760B2 (en) System and method for implementing a digital phase-locked loop
US9853839B2 (en) System, method and software program for tuneable equalizer adaptation using sample interpolation
US9231752B1 (en) Clock data recovery with increased frequency offset tracking
US8774249B2 (en) Spread-spectrum clock acquisition and tracking
US20170214398A1 (en) Skew Adjustment Circuit, Semiconductor Device, and Skew Calibration Method
EP2643929A1 (en) Method and circuit for clock recovery of a data stream description
JP2016515321A5 (enExample)
CN110784213B (zh) 失锁检测器
US8867604B2 (en) Crossing ISI cancellation
JP5704988B2 (ja) 通信装置
WO2018035719A1 (zh) 一种时钟恢复电路中鉴相信号的获取方法以及鉴相器
CN106130546B (zh) 一种相位检测方法和装置
JP2015019260A (ja) データ受信装置及び受信ビット列の同一値ビット長判定方法
WO2016119611A1 (zh) 一种数据处理的方法和装置
EP3136668B1 (en) Channel equalization and tracking device and method, and receiver
CN116384299A (zh) 一种时钟数据恢复的方法、系统、设备和存储介质
JP6738028B2 (ja) 受信回路及び半導体集積回路
KR102225619B1 (ko) 고속직렬데이터수신장치
US10069621B2 (en) Offset value correction device and offset value correction method for correcting offset value in received signal

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170116

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170130

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20170130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170131

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20170222

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170511

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170523

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170621

R150 Certificate of patent or registration of utility model

Ref document number: 6165888

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees