JP6113179B2 - マルチメディア通信システムにおける準巡回低密度パリティ検査符号送受信装置及び方法 - Google Patents
マルチメディア通信システムにおける準巡回低密度パリティ検査符号送受信装置及び方法 Download PDFInfo
- Publication number
- JP6113179B2 JP6113179B2 JP2014540953A JP2014540953A JP6113179B2 JP 6113179 B2 JP6113179 B2 JP 6113179B2 JP 2014540953 A JP2014540953 A JP 2014540953A JP 2014540953 A JP2014540953 A JP 2014540953A JP 6113179 B2 JP6113179 B2 JP 6113179B2
- Authority
- JP
- Japan
- Prior art keywords
- parity check
- check matrix
- matrix
- row
- permutation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 41
- 238000004891 communication Methods 0.000 title description 17
- 239000011159 matrix material Substances 0.000 claims description 258
- 238000000926 separation method Methods 0.000 claims description 49
- 230000008054 signal transmission Effects 0.000 claims description 8
- 238000006243 chemical reaction Methods 0.000 description 21
- 238000010586 diagram Methods 0.000 description 8
- 238000013461 design Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000007774 longterm Effects 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6522—Intended application, e.g. transmission or communication standard
- H03M13/6544—IEEE 802.16 (WIMAX and broadband wireless access)
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/1171—Parity-check or generator matrices with non-binary elements, e.g. for non-binary LDPC codes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computational Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
Description
親パリティ検査行列に含まれるすべての行が各々n個の行に分離される場合、Ti={(ti,0,ei,0),(ti,1,ei,1),…,(ti,Di-1,ei,Di-1)}を分離して生成された行のうちj番目の行は(n×i+j)番目の行に該当し、T’n×i+j={(ti,k,ei,k)|0≦k<Di,k mod n=(n-1-j)}である。
113 パリティ検査行列生成器
211 親パリティ検査行列生成部
213 パリティ検査行列生成部
215 変換情報生成部
511 情報語ベクトル変換器
513 パリティベクトル生成器
515 準巡回LDPC符号語ベクトル生成器
611 準巡回LDPCデコーダ
613 パリティ検査行列生成器
Claims (12)
- マルチメディアシステムにおける信号送信装置により低密度パリティ検査(LDPC)符号語(codeword)を送信する方法であって、
LDPC符号語を生成するステップと、
前記LDPC符号語を送信するステップと、を有し、
前記LDPC符号語は、基底パリティ検査行列に対して行分離動作を実行して生成された結果パリティ検査行列に基づいて生成され、
前記行分離動作は前記基底パリティ検査行列に含まれる各行ブロックが行ブロックに分離される動作であり、
前記行ブロックの個数は分離係数に基づいて決定され、
前記分離係数は、パリティベクトルに含まれるパリティシンボルの個数と、前記基底パリティ検査行列に含まれている行の個数と、前記結果パリティ検査行列に含まれている各置換行列のサイズ及び前記結果パリティ検査行列に含まれている各ゼロ(0)行列のサイズを決定するためのスケーリング係数(scaling factor)に基づいて決定される
ことを特徴とする方法。 - 前記基底パリティ検査行列はペア(ti,j,ei,j)のシーケンスで表され、ti,j,は前記基底パリティ検査行列に含まれている置換行列(permutation matrix)のうちのj番目の置換行列に対応する列ブロックのインデックスであり、 ei,j は前記j番目の置換行列に対応する列ブロックの指数(exponent)であり、
前記結果パリティ検査行列の(S2 × i + j)番目の行ブロックは、 T’(S2×i)+j = {(ti,k, ei,k) | k mod S2 = (S2 - 1 - j), 0 ≦ k < Di}のように表され、
S2は、前記分離係数を表し、Diは、前記基底パリティ検査行列の各行ブロックに含まれている置換行列の個数を表すことを特徴とする請求項1に記載の方法。 - 前記基底パリティ検査行列はペア( ti,j, ei,j )のシーケンスで表され、ti,jは、j番目の置換行列に対応する列ブロックのインデックスであり、 ei,jは、前記j番目の置換行列に対応する列ブロックの指数であることを特徴とする請求項4に記載の方法。
- マルチメディアシステムにおける信号受信装置により低密度パリティ検査(LDPC)符号語(codeword)を受信する方法であって、
LDPC符号語を受信するステップと、
前記LDPC符号語を復号化して情報語ベクトルを回復するステップと、を有し、
前記LDPC符号語は、基底パリティ検査行列に対して行分離動作を実行して生成された結果パリティ検査行列に基づいて生成され、
前記行分離動作は前記基底パリティ検査行列に含まれる各行ブロックが行ブロックに分離される動作であり、前記行ブロックの個数は分離係数に基づいて決定され、
前記分離係数はパリティベクトルに含まれるパリティシンボルの個数と、前記基底パリティ検査行列に含まれている行の個数と、前記結果パリティ検査行列に含まれている各置換行列のサイズ及び前記結果パリティ検査行列に含まれている各ゼロ(0)行列のサイズを決定するためのスケーリング係数(scaling factor)に基づいて決定される
ことを特徴とする方法。 - 前記基底パリティ検査行列はペア(ti,j,ei,j)のシーケンスで表され、ti,j,は、前記基底パリティ検査行列に含まれている置換行列( permutation matrix )のちのj番目の置換行列に対応する列ブロックのインデックスであり、ei,jは前記j番目の置換行列に対応する列ブロックの指数(exponent)であり、
前記結果パリティ検査行列の( S2 × i + j)番目の行ブロックは、 T’(S2×i)+j = {(ti,k, ei,k) | k mod S2 = (S2 - 1 - j), 0 ≦ k < Di}のように表され、
S2は前記分離係数を表し、Diは前記基底パリティ検査行列の各行ブロックに含まれている置換行列の個数を表すことを特徴とする請求項6に記載の方法。 - 前記基底パリティ検査行列はペア(ti,j, ei,j)のシーケンスで表され、ti,jはj番目の置換行列に対応する列ブロックのインデックスであり、 ei,j は、前記j番目の置換行列に対応する列ブロックの指数であることを特徴とする請求項9に記載の方法。
- 請求項1乃至5のうちいずれか一つの方法を遂行することを特徴とする信号送信装置。
- 請求項6乃至10のうちいずれか一つの方法を遂行することを特徴とする信号受信装置。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20110117855 | 2011-11-11 | ||
KR10-2011-0117855 | 2011-11-11 | ||
KR1020120111459A KR101922990B1 (ko) | 2011-11-11 | 2012-10-08 | 멀티미디어 통신 시스템에서 준순환 저밀도 패리티 검사 부호 송/수신 장치 및 방법 |
KR10-2012-0111459 | 2012-10-08 | ||
PCT/KR2012/009466 WO2013070022A1 (en) | 2011-11-11 | 2012-11-09 | Apparatus and method for transmitting and receiving a quasi-cyclic low density parity check code in a multimedia communication system |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014535240A JP2014535240A (ja) | 2014-12-25 |
JP6113179B2 true JP6113179B2 (ja) | 2017-04-12 |
Family
ID=48662109
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014540953A Active JP6113179B2 (ja) | 2011-11-11 | 2012-11-09 | マルチメディア通信システムにおける準巡回低密度パリティ検査符号送受信装置及び方法 |
Country Status (8)
Country | Link |
---|---|
US (3) | US8918697B2 (ja) |
EP (1) | EP2777164B1 (ja) |
JP (1) | JP6113179B2 (ja) |
KR (1) | KR101922990B1 (ja) |
CN (1) | CN103931105B (ja) |
CA (1) | CA2854738C (ja) |
MX (2) | MX337351B (ja) |
WO (1) | WO2013070022A1 (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2525497A1 (en) | 2011-05-18 | 2012-11-21 | Panasonic Corporation | Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes |
EP2552043A1 (en) * | 2011-07-25 | 2013-01-30 | Panasonic Corporation | Spatial multiplexing for bit-interleaved coding and modulation with quasi-cyclic LDPC codes |
WO2017214851A1 (zh) * | 2016-06-14 | 2017-12-21 | 华为技术有限公司 | 一种信号传输的方法、发射端及接收端 |
WO2018029616A1 (en) * | 2016-08-12 | 2018-02-15 | Telefonaktiebolaget Lm Ericsson (Publ) | Determining elements of base matrices for quasi-cyclic ldpc codes having variable code lengths |
WO2018117651A1 (en) * | 2016-12-20 | 2018-06-28 | Samsung Electronics Co., Ltd. | Apparatus and method for channel encoding/decoding in communication or broadcasting system |
KR101998199B1 (ko) * | 2017-01-06 | 2019-07-09 | 엘지전자 주식회사 | 다중 ldpc 코드에서 ldpc 베이스 코드를 선택하는 방법 및 이를 위한 장치 |
KR102449782B1 (ko) * | 2018-05-04 | 2022-10-04 | 에스케이하이닉스 주식회사 | 준순환 저밀도 패리티 체크 코드의 패리티 체크 행렬 변환 회로, 이를 포함하는 에러 정정 회로 및 이의 동작 방법 |
US10886944B2 (en) * | 2018-09-24 | 2021-01-05 | National Chiao Tung University | Low-density parity-check code scaling method |
CN111064475A (zh) * | 2018-10-16 | 2020-04-24 | 华为技术有限公司 | 基于低密度奇偶校验码的译码方法及装置 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
KR20040036460A (ko) * | 2002-10-26 | 2004-04-30 | 삼성전자주식회사 | Ldpc 복호화 장치 및 그 방법 |
KR100809619B1 (ko) | 2003-08-26 | 2008-03-05 | 삼성전자주식회사 | 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법 |
US7127659B2 (en) * | 2004-08-02 | 2006-10-24 | Qualcomm Incorporated | Memory efficient LDPC decoding methods and apparatus |
US7752520B2 (en) * | 2004-11-24 | 2010-07-06 | Intel Corporation | Apparatus and method capable of a unified quasi-cyclic low-density parity-check structure for variable code rates and sizes |
US7900127B2 (en) * | 2005-01-10 | 2011-03-01 | Broadcom Corporation | LDPC (Low Density Parity Check) codes with corresponding parity check matrices selectively constructed with CSI (Cyclic Shifted Identity) and null sub-matrices |
US20100229066A1 (en) * | 2006-01-10 | 2010-09-09 | Mitsubishi Electric Corporation | Check matrix generating method |
US7805652B1 (en) * | 2006-02-10 | 2010-09-28 | Marvell International Ltd. | Methods for generating and implementing quasi-cyclic irregular low-density parity check codes |
US8086929B2 (en) * | 2006-11-17 | 2011-12-27 | Lg Electronics Inc. | Method of executing LDPC coding using parity check matrix |
EP2106635A2 (en) * | 2007-01-24 | 2009-10-07 | QUALCOMM Incorporated | Ldpc encoding and decoding of packets of variable sizes |
JP4858335B2 (ja) | 2007-07-10 | 2012-01-18 | ソニー株式会社 | 符号化方法および符号化装置 |
KR20090093778A (ko) * | 2008-02-29 | 2009-09-02 | 삼성전자주식회사 | 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널부호/복호 장치 및 방법 |
PL2093887T3 (pl) | 2008-02-18 | 2014-01-31 | Samsung Electronics Co Ltd | Urządzenie do kodowania i dekodowania kanału w systemie komunikacyjnym z wykorzystaniem kodów kontroli bitów parzystości o niskiej gęstości |
US8341492B2 (en) * | 2008-07-28 | 2012-12-25 | Broadcom Corporation | Quasi-cyclic LDPC (low density parity check) code construction |
CN101662290B (zh) * | 2008-08-26 | 2013-08-28 | 华为技术有限公司 | 生成准循环ldpc码及编码的方法与装置 |
US8103931B2 (en) * | 2008-08-27 | 2012-01-24 | Mitsubishi Electric Research Laboratories, Inc. | Method for constructing large-girth quasi-cyclic low-density parity-check codes |
CN101753149A (zh) * | 2008-12-10 | 2010-06-23 | 国家广播电影电视总局广播科学研究院 | 一种准循环低密度奇偶校验码的构造方法 |
US8495450B2 (en) * | 2009-08-24 | 2013-07-23 | Samsung Electronics Co., Ltd. | System and method for structured LDPC code family with fixed code length and no puncturing |
JP5442024B2 (ja) * | 2009-11-17 | 2014-03-12 | 三菱電機株式会社 | 誤り訂正符号化方法および装置ならびにそれを用いた通信システム |
US20110154168A1 (en) * | 2009-12-18 | 2011-06-23 | Electronics And Telecommunications Research Institute | Effective high-speed ldpc encoding method and apparatus using the same |
US8656244B1 (en) * | 2010-10-29 | 2014-02-18 | Massachusetts Institute Of Technology | Rate adaptive nonbinary LDPC codes with low encoding complexity |
-
2012
- 2012-10-08 KR KR1020120111459A patent/KR101922990B1/ko active IP Right Grant
- 2012-11-09 MX MX2015008533A patent/MX337351B/es unknown
- 2012-11-09 JP JP2014540953A patent/JP6113179B2/ja active Active
- 2012-11-09 CN CN201280055114.5A patent/CN103931105B/zh active Active
- 2012-11-09 MX MX2014005472A patent/MX2014005472A/es active IP Right Grant
- 2012-11-09 EP EP12848353.4A patent/EP2777164B1/en active Active
- 2012-11-09 WO PCT/KR2012/009466 patent/WO2013070022A1/en active Application Filing
- 2012-11-09 CA CA2854738A patent/CA2854738C/en active Active
- 2012-11-12 US US13/674,651 patent/US8918697B2/en active Active
-
2014
- 2014-12-22 US US14/579,146 patent/US9059741B2/en active Active
-
2015
- 2015-06-15 US US14/739,825 patent/US9800267B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
MX337351B (es) | 2016-02-29 |
MX2014005472A (es) | 2014-08-08 |
EP2777164B1 (en) | 2018-10-17 |
CA2854738A1 (en) | 2013-05-16 |
CN103931105A (zh) | 2014-07-16 |
KR101922990B1 (ko) | 2018-11-28 |
US20130124938A1 (en) | 2013-05-16 |
US20150280743A1 (en) | 2015-10-01 |
EP2777164A1 (en) | 2014-09-17 |
US9059741B2 (en) | 2015-06-16 |
WO2013070022A1 (en) | 2013-05-16 |
JP2014535240A (ja) | 2014-12-25 |
WO2013070022A9 (en) | 2014-04-17 |
CA2854738C (en) | 2020-01-21 |
US8918697B2 (en) | 2014-12-23 |
KR20130052506A (ko) | 2013-05-22 |
CN103931105B (zh) | 2017-09-08 |
US9800267B2 (en) | 2017-10-24 |
US20150113361A1 (en) | 2015-04-23 |
EP2777164A4 (en) | 2015-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6113179B2 (ja) | マルチメディア通信システムにおける準巡回低密度パリティ検査符号送受信装置及び方法 | |
US11742984B2 (en) | Transmitting method with error correction coding | |
JP6181654B2 (ja) | データ通信システムにおける符号化装置及び方法 | |
JP2014533032A (ja) | マルチメディア通信システムにおけるアプリケーション階層−順方向誤り訂正パケットの送受信装置及び方法 | |
JP7408152B2 (ja) | メディア内容に基づく自己適応システムコードfec符号化および復号化方法、装置、システムおよび媒体 | |
KR101967884B1 (ko) | 방송 및 통신 시스템에서 패킷 송/수신 장치 및 방법 | |
JP6369772B2 (ja) | 符号化方法、復号方法、符号化器、及び、復号器 | |
WO2019047733A1 (zh) | 数字多媒体信号的发送、接收方法及装置 | |
KR101411720B1 (ko) | 엘디피시 부호의 패리티 체크 행렬을 이용해 서로 다른 여러 개의 복호기를 만드는 엘디피시 부호의 복호 방법 및 이를 포함하는 엘디피시 부호 시스템 | |
CN106533611A (zh) | 一种卷积码的数据发送方法及装置 | |
KR101258958B1 (ko) | 랩터 부호를 이용하는 부호화 장치 및 부호화 방법 | |
KR20120088369A (ko) | 방송 및 통신시스템에서 송?수신 방법 및 장치 | |
CN108234069B (zh) | 低码率数据发送方法和装置 | |
KR20190039490A (ko) | 방송 및 통신 시스템에서 패킷 송/수신 장치 및 방법 | |
JP2009177648A (ja) | 低密度パリティ検査畳み込み符号(ldpc−cc)符号化器及び送信装置 | |
KR20170075127A (ko) | 패킷손실 복구처리를 위한 경량화된 채널코딩 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20141226 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150914 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160530 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160606 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160906 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161031 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170130 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170213 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170314 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6113179 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |