JP5971000B2 - 配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 - Google Patents
配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 Download PDFInfo
- Publication number
- JP5971000B2 JP5971000B2 JP2012161495A JP2012161495A JP5971000B2 JP 5971000 B2 JP5971000 B2 JP 5971000B2 JP 2012161495 A JP2012161495 A JP 2012161495A JP 2012161495 A JP2012161495 A JP 2012161495A JP 5971000 B2 JP5971000 B2 JP 5971000B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- electrode
- conductive member
- hole
- electrode pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6616—Vertical connections, e.g. vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13611—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/136—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
Description
導体パッケージ61とシステムボード71との接合を保つため、半田ボール81を小さくするのは好ましくない。
の第2の開口部の径は、例えば、0.6mm以上1.0mm以下程度である。
る導電部材17との接合面に凹凸を設けるようにしてもよい。電極パッド16における導電部材17との接合面に凹凸を設けることにより、電極パッド16と導電部材17との接合面積が増大し、電極パッド16と導電部材17との接合強度が向上する。
信号の反射量S11(dB)よりも低減されている。したがって、実施例1によれば、パッケージ基板2の導電部材17に入力された信号の反射が抑制される。
部分に、東レ・ダウコーニング社製の接着剤(商品名:SE1714)を点付し、約150℃で30分間のキュアを行うことにより、絶縁部材15を支持基板11の下面に貼付する。
合であっても、パッケージ基板2の電極パッド16とシステムボード5の電極パッド41に接合される導電部材17における特性インピーダンスの変化を抑制することができる。
基板と、
前記基板に形成され、貫通孔を有する絶縁部と、
前記基板に形成され、前記貫通孔内に設けられた電極と、
前記電極に接合され、前記貫通孔内に設けられた導電部と、を備え、
前記貫通孔は、前記基板から離れる方向に向かって広がっており、
前記導電部は、前記電極の上面全体を覆い、前記基板から離れる方向に向かって広がっていることを特徴とする、
配線基板。
前記導電部は、前記電極の側面全体又は前記電極の側面の一部を覆っていることを特徴とする、
付記1に記載の配線基板。
前記電極は、前記電極と前記導電部との接合面に凹凸が設けられていることを特徴とする、
付記1又は2に記載の配線基板。
基板に形成された電極が絶縁部に設けられた貫通孔内に収容されるように、前記絶縁部を前記基板に形成する工程と、
前記貫通孔内に導電部を形成し、前記電極と導電部とを接合する工程と、を備え、
前記貫通孔は、前記基板から離れる方向に向かって広がっており、
前記導電部は、前記電極の上面全体を覆っており、前記基板から離れる方向に向かって広がっていることを特徴とする、
配線基板の製造方法。
前記導電部は、前記電極の側面全体又は前記電極の側面の一部を覆っていることを特徴とする、
付記4に記載の配線基板の製造方法。
前記電極は、前記電極と前記導電部との接合面に凹凸が設けられていることを特徴とする、
付記4又は5に記載の配線基板の製造方法。
前記電極と前記貫通孔とを嵌合させることにより、前記基板と前記絶縁部との位置合わせを行うことを特徴とする、
付記4から6の何れか一項に記載の配線基板の製造方法。
支持基板、前記支持基板に形成され、貫通孔を有する絶縁部、前記支持基板に形成され、前記貫通孔内に設けられた電極、及び、前記電極に接合され、前記貫通孔内に設けられた導電部、を有する第1の配線基板と、
電極を有する第2の配線基板と、を備え、
前記貫通孔は、前記支持基板から離れる方向に向かって広がっており、
前記導電部は、前記第1の配線基板の前記電極の上面全体を覆い、前記支持基板から離れる方向に向かって広がり、前記第2の配線基板の前記電極に接合されていることを特徴とする、
電子機器。
前記導電部は、前記第1の配線基板の前記電極の側面全体又は前記第1の配線基板の前記電極の側面の一部を覆っていることを特徴とする、
付記8に記載の電子機器。
前記第1の配線基板の前記電極は、前記第1の配線基板の前記電極と前記導電部との接合面に凹凸が設けられていることを特徴とする、
付記8又は9に記載の電子機器。
第1の配線基板が有する支持基板に形成された電極が絶縁部に設けられた貫通孔内に収容されるように、前記絶縁部を前記支持基板に形成する工程と、
前記貫通孔内に導電部を形成し、前記第1の配線基板の前記電極と前記導電部とを接合する工程と、
第2の配線基板が有する電極と前記導電部とを接合する工程と、を備え、
前記貫通孔は、前記支持基板から離れる方向に向かって広がっており、
前記導電部は、前記第1の配線基板の前記電極の上面全体を覆い、前記支持基板から離れる方向に向かって広がっていることを特徴とする、
電子機器の製造方法。
前記導電部は、前記第1の配線基板の前記電極の側面全体又は前記第1の配線基板の前記電極の側面の一部を覆っていることを特徴とする、
付記11に記載の電子機器の製造方法。
前記第1の配線基板の前記電極は、前記第1の配線基板の前記電極と前記導電部との接合面に凹凸が設けられていることを特徴とする、
付記11又は12に記載の電子機器の製造方法。
前記第1の配線基板の前記電極と前記貫通孔とを嵌合させることにより、前記第1の配線基板と前記絶縁部との位置合わせを行うことを特徴とする、
付記11から13の何れか一項に記載の電子機器の製造方法。
2、6 パッケージ基板
3 半導体チップ
4 バンプ
5、71 システムボード
11 支持基板
12 絶縁層
13 配線層
14、16、41、62、72 電極パッド
15、21 絶縁部材
17 導電部材
18、22 貫通孔
19、42、63 導体パターン
51、81 半田ボール
Claims (4)
- 基板に形成された電極が絶縁部に設けられた貫通孔内に収容されるように、前記絶縁部を前記基板に形成する工程と、
前記貫通孔内に導電部を形成し、前記電極と導電部とを接合する工程と、を備え、
前記貫通孔は、前記基板から離れる方向に向かって広がっており、
前記導電部は、前記電極の上面全体を覆っており、前記基板から離れる方向に向かって広がっており、
前記電極と前記貫通孔とを嵌合させることにより、前記基板と前記絶縁部との位置合わせを行うことを特徴とする、
配線基板の製造方法。 - 前記導電部は、前記電極の側面全体又は前記電極の側面の一部を覆っていることを特徴とする、
請求項1に記載の配線基板の製造方法。 - 前記電極は、前記電極と前記導電部との接合面に凹凸が設けられていることを特徴とする、
請求項1又は2に記載の配線基板の製造方法。 - 第1の配線基板が有する支持基板に形成された電極が絶縁部に設けられた貫通孔内に収容されるように、前記絶縁部を前記支持基板に形成する工程と、
前記貫通孔内に導電部を形成し、前記第1の配線基板の前記電極と前記導電部とを接合する工程と、
第2の配線基板が有する電極と前記導電部とを接合する工程と、を備え、
前記貫通孔は、前記支持基板から離れる方向に向かって広がっており、
前記導電部は、前記第1の配線基板の前記電極の上面全体を覆い、前記支持基板から離れる方向に向かって広がっており、
前記電極と前記貫通孔とを嵌合させることにより、前記基板と前記絶縁部との位置合わせを行うことを特徴とする、
電子機器の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012161495A JP5971000B2 (ja) | 2012-07-20 | 2012-07-20 | 配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 |
US13/920,315 US20140021609A1 (en) | 2012-07-20 | 2013-06-18 | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
EP13173004.6A EP2688099A3 (en) | 2012-07-20 | 2013-06-20 | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
US15/132,790 US9754830B2 (en) | 2012-07-20 | 2016-04-19 | Wiring substrate, method for manufacturing wiring substrate, electronic device and method for manufacturing electronic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012161495A JP5971000B2 (ja) | 2012-07-20 | 2012-07-20 | 配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014022640A JP2014022640A (ja) | 2014-02-03 |
JP5971000B2 true JP5971000B2 (ja) | 2016-08-17 |
Family
ID=48703160
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012161495A Expired - Fee Related JP5971000B2 (ja) | 2012-07-20 | 2012-07-20 | 配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20140021609A1 (ja) |
EP (1) | EP2688099A3 (ja) |
JP (1) | JP5971000B2 (ja) |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH045844A (ja) * | 1990-04-23 | 1992-01-09 | Nippon Mektron Ltd | Ic搭載用多層回路基板及びその製造法 |
JPH07273146A (ja) | 1994-03-30 | 1995-10-20 | Matsushita Electric Ind Co Ltd | 半導体装置の実装方法 |
JP3313250B2 (ja) | 1994-09-06 | 2002-08-12 | 新光電気工業株式会社 | 高周波デバイス実装用基板 |
JP3473923B2 (ja) | 1995-02-27 | 2003-12-08 | 新光電気工業株式会社 | Bgaパッケージと該パッケージの実装構造 |
JPH11145176A (ja) * | 1997-11-11 | 1999-05-28 | Fujitsu Ltd | ハンダバンプの形成方法及び予備ハンダの形成方法 |
US5889655A (en) * | 1997-11-26 | 1999-03-30 | Intel Corporation | Integrated circuit package substrate with stepped solder mask openings |
US6406939B1 (en) * | 1998-05-02 | 2002-06-18 | Charles W. C. Lin | Flip chip assembly with via interconnection |
US6400018B2 (en) * | 1998-08-27 | 2002-06-04 | 3M Innovative Properties Company | Via plug adapter |
US6184062B1 (en) | 1999-01-19 | 2001-02-06 | International Business Machines Corporation | Process for forming cone shaped solder for chip interconnection |
JP2000223824A (ja) * | 1999-02-02 | 2000-08-11 | Matsushita Electric Ind Co Ltd | プリント配線板電極 |
JP2000236144A (ja) * | 1999-02-15 | 2000-08-29 | Nec Kansai Ltd | 配線基板およびその製造方法 |
FR2792861B1 (fr) | 1999-04-30 | 2001-07-06 | Eric Pilat | Procede de realisation de plots de soudure sur un substrat et guide pour la mise en oeuvre du procede |
JP4605930B2 (ja) | 2001-03-29 | 2011-01-05 | 京セラ株式会社 | 高周波半導体素子収納用パッケージ |
TW522540B (en) * | 2002-02-27 | 2003-03-01 | Advanced Semiconductor Eng | Solder ball manufacturing process |
JP2004319928A (ja) * | 2003-04-21 | 2004-11-11 | Dainippon Printing Co Ltd | 高速信号伝送用の回路基板 |
US6888255B2 (en) * | 2003-05-30 | 2005-05-03 | Texas Instruments Incorporated | Built-up bump pad structure and method for same |
US8350384B2 (en) * | 2009-11-24 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming electrical interconnect with stress relief void |
DE102004029584A1 (de) * | 2004-06-18 | 2006-01-12 | Infineon Technologies Ag | Anordnung zur Erhöhung der Zuverlässigkeit von substratbasierten BGA-Packages |
DE102005014665A1 (de) * | 2005-03-29 | 2006-11-02 | Infineon Technologies Ag | Substrat zur Herstellung einer Lötverbindung mit einem zweiten Substrat |
JP2006339563A (ja) | 2005-06-06 | 2006-12-14 | Toppan Printing Co Ltd | 回路基板およびそれを用いた半導体パッケージ |
JP2009055019A (ja) | 2007-07-30 | 2009-03-12 | Renesas Technology Corp | 多層基板、半導体集積回路用パッケージ基板及び半導体集積回路実装用プリント配線板 |
JP2009064812A (ja) * | 2007-09-04 | 2009-03-26 | Panasonic Corp | 半導体装置の電極構造およびその関連技術 |
JP2009111336A (ja) * | 2007-10-09 | 2009-05-21 | Panasonic Corp | 電子部品実装構造体およびその製造方法 |
KR20090103049A (ko) | 2008-03-27 | 2009-10-01 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
US20100072600A1 (en) * | 2008-09-22 | 2010-03-25 | Texas Instrument Incorporated | Fine-pitch oblong solder connections for stacking multi-chip packages |
JP2010219463A (ja) | 2009-03-19 | 2010-09-30 | Toppan Printing Co Ltd | 多層配線基板 |
KR101736984B1 (ko) * | 2010-09-16 | 2017-05-17 | 삼성전자 주식회사 | 벌집형 범프 패드를 갖는 반도체 패키지 기판용 인쇄회로기판 및 이를 포함하는 반도체 패키지 |
JP5585354B2 (ja) * | 2010-09-29 | 2014-09-10 | 凸版印刷株式会社 | 半導体パッケージの製造方法 |
-
2012
- 2012-07-20 JP JP2012161495A patent/JP5971000B2/ja not_active Expired - Fee Related
-
2013
- 2013-06-18 US US13/920,315 patent/US20140021609A1/en not_active Abandoned
- 2013-06-20 EP EP13173004.6A patent/EP2688099A3/en not_active Withdrawn
-
2016
- 2016-04-19 US US15/132,790 patent/US9754830B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2014022640A (ja) | 2014-02-03 |
US9754830B2 (en) | 2017-09-05 |
US20140021609A1 (en) | 2014-01-23 |
US20160233128A1 (en) | 2016-08-11 |
EP2688099A2 (en) | 2014-01-22 |
EP2688099A3 (en) | 2016-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7394027B2 (en) | Multi-layer printed circuit board comprising a through connection for high frequency applications | |
US9331030B1 (en) | Integrated antenna package and manufacturing method thereof | |
KR101333801B1 (ko) | 플립칩 기판 패키지 어셈블리 및 그 제조 프로세스 | |
US10283434B2 (en) | Electronic device, method for manufacturing the electronic device, and electronic apparatus | |
US7382057B2 (en) | Surface structure of flip chip substrate | |
US20060191134A1 (en) | Patch substrate for external connection | |
US7985926B2 (en) | Printed circuit board and electronic component device | |
US9326372B2 (en) | Semiconductor device manufacturing method and semiconductor mounting substrate | |
TWI586233B (zh) | 天線整合式封裝結構及其製造方法 | |
JP2014045051A (ja) | 電子部品内蔵基板及びその製造方法 | |
US7709934B2 (en) | Package level noise isolation | |
CN112053997A (zh) | 半导体设备封装及其制造方法 | |
US8022513B2 (en) | Packaging substrate structure with electronic components embedded in a cavity of a metal block and method for fabricating the same | |
US20130258623A1 (en) | Package structure having embedded electronic element and fabrication method thereof | |
US20170156214A1 (en) | Component-embedded substrate | |
US8829361B2 (en) | Wiring board and mounting structure using the same | |
US20150296620A1 (en) | Circuit board, method for manufacturing circuit board, electronic component package, and method for manufacturing electronic component package | |
JP5971000B2 (ja) | 配線基板、配線基板の製造方法、電子機器及び電子機器の製造方法 | |
US20110083891A1 (en) | Electronic component-embedded printed circuit board and method of manufacturing the same | |
US20090212444A1 (en) | Semiconductor package and method of manufacturing the same | |
TWI777768B (zh) | 電路板及其製作方法與電子裝置 | |
JP5286694B2 (ja) | 電子装置 | |
US10950530B2 (en) | Semiconductor device package and method of manufacturing the same | |
KR20110131047A (ko) | 매립형 인쇄회로기판 제조방법 및 매립형 인쇄회로기판 제조용 구조물 | |
CN108156754B (zh) | 垂直连接接口结构、具所述结构的电路板及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150406 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20151113 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20151124 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160122 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160614 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160627 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5971000 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |