JP5847948B2 - 差動電圧モードドライバにおいて対称的なシングルエンド終端をインプリメントするための装置 - Google Patents

差動電圧モードドライバにおいて対称的なシングルエンド終端をインプリメントするための装置 Download PDF

Info

Publication number
JP5847948B2
JP5847948B2 JP2014533453A JP2014533453A JP5847948B2 JP 5847948 B2 JP5847948 B2 JP 5847948B2 JP 2014533453 A JP2014533453 A JP 2014533453A JP 2014533453 A JP2014533453 A JP 2014533453A JP 5847948 B2 JP5847948 B2 JP 5847948B2
Authority
JP
Japan
Prior art keywords
output
driver
voltage mode
replica
differential voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2014533453A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014534670A (ja
Inventor
ジョン、チェン
ダング、バンナム
リ、ミャオ
マーロウフ、ファレス・ケー．
ソウラティ、ティアダッド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2014534670A publication Critical patent/JP2014534670A/ja
Application granted granted Critical
Publication of JP5847948B2 publication Critical patent/JP5847948B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0274—Arrangements for ensuring balanced coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0278—Arrangements for impedance matching

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
JP2014533453A 2011-09-29 2012-09-30 差動電圧モードドライバにおいて対称的なシングルエンド終端をインプリメントするための装置 Expired - Fee Related JP5847948B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/248,485 2011-09-29
US13/248,485 US8760189B2 (en) 2011-09-29 2011-09-29 Apparatus to implement symmetric single-ended termination in differential voltage-mode drivers
PCT/US2012/058172 WO2013049757A1 (en) 2011-09-29 2012-09-30 An apparatus to implement symmetric single-ended termination in differential voltage-mode drivers

Publications (2)

Publication Number Publication Date
JP2014534670A JP2014534670A (ja) 2014-12-18
JP5847948B2 true JP5847948B2 (ja) 2016-01-27

Family

ID=47263558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014533453A Expired - Fee Related JP5847948B2 (ja) 2011-09-29 2012-09-30 差動電圧モードドライバにおいて対称的なシングルエンド終端をインプリメントするための装置

Country Status (7)

Country Link
US (1) US8760189B2 (enExample)
EP (1) EP2761834B1 (enExample)
JP (1) JP5847948B2 (enExample)
KR (1) KR101538979B1 (enExample)
CN (1) CN103959727B (enExample)
IN (1) IN2014CN02257A (enExample)
WO (1) WO2013049757A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8542039B2 (en) * 2011-11-11 2013-09-24 Qualcomm Incorporated High-speed pre-driver and voltage level converter with built-in de-emphasis for HDMI transmit applications
US9264263B2 (en) 2014-04-21 2016-02-16 Qualcomm Incorporated Serdes voltage-mode driver with skew correction
KR102279252B1 (ko) * 2015-04-03 2021-07-20 삼성전자주식회사 전압 모드 드라이버 및 이를 포함하는 전자 장치
CN105991124B (zh) * 2015-06-08 2019-01-15 龙迅半导体（合肥）股份有限公司 一种驱动装置
US9843324B1 (en) * 2016-11-10 2017-12-12 Qualcomm Incorporated Voltage-mode SerDes with self-calibration
US10873323B2 (en) * 2019-01-31 2020-12-22 Marvell Asia Pte, Ltd. Systems and methods for calibrating impedance of a low power voltage-mode transmitter driver
US11431530B2 (en) 2020-09-02 2022-08-30 Huawei Technologies Co., Ltd. Selectable mode transmitter driver
US12367910B2 (en) * 2021-08-19 2025-07-22 Pagnanelli Family Trust Differential line driver

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0127536B1 (ko) * 1994-12-07 1997-12-29 배순훈 진폭 제한 기능을 갖는 영상 신호 증폭 장치
US6064224A (en) * 1998-07-31 2000-05-16 Hewlett--Packard Company Calibration sharing for CMOS output driver
US6753699B2 (en) 2000-11-13 2004-06-22 Standard Microsystems Corporation Integrated circuit and method of controlling output impedance
US6731135B2 (en) * 2001-06-14 2004-05-04 Artisan Components, Inc. Low voltage differential signaling circuit with mid-point bias
JP3967321B2 (ja) * 2001-12-07 2007-08-29 ザインエレクトロニクス株式会社 半導体集積回路
US6771097B1 (en) * 2003-04-22 2004-08-03 Broadcom Corporation Series terminated CMOS output driver with impedance calibration
TWI304529B (en) 2004-01-30 2008-12-21 Realtek Semiconductor Corp Impedance control circuit and method thereof
US7129765B2 (en) 2004-04-30 2006-10-31 Xilinx, Inc. Differential clock tree in an integrated circuit
JP2009531925A (ja) 2006-03-27 2009-09-03 エヌエックスピー ビー ヴィ 出力インピーダンスを整合した低電圧で低消費電力の差動ドライバ
US7619448B2 (en) * 2007-12-17 2009-11-17 Omnivision Technologies, Inc. Replica bias circuit for high speed low voltage common mode driver
US7635990B1 (en) 2008-07-18 2009-12-22 Xilinx, Inc. Methods and apparatus for implementing an output circuit
US7728630B1 (en) * 2009-01-29 2010-06-01 Xilinx, Inc. Method and apparatus for a process, voltage, and temperature variation tolerant semiconductor device
US8390314B2 (en) * 2011-01-14 2013-03-05 Qualcomm Incorporated Method of half-bit pre-emphasis for multi-level signal

Also Published As

Publication number Publication date
CN103959727B (zh) 2017-02-22
EP2761834A1 (en) 2014-08-06
EP2761834B1 (en) 2016-01-20
WO2013049757A1 (en) 2013-04-04
KR101538979B1 (ko) 2015-07-29
US8760189B2 (en) 2014-06-24
IN2014CN02257A (enExample) 2015-06-19
US20130082744A1 (en) 2013-04-04
JP2014534670A (ja) 2014-12-18
KR20140060372A (ko) 2014-05-19
CN103959727A (zh) 2014-07-30

Similar Documents

Publication Publication Date Title
JP5847948B2 (ja) 差動電圧モードドライバにおいて対称的なシングルエンド終端をインプリメントするための装置
US9094244B2 (en) Receiver circuit with de-emphasis function
US9024665B2 (en) Transmitter with voltage and current mode drivers
JP5969605B2 (ja) シングルエンド構成可能マルチモードドライバ
US9753479B2 (en) Multi-standard, automatic impedance controlled driver with supply regulation
JP5940742B2 (ja) 積層金属酸化物半導体（ｍｏｓ）トランジスタを用いて伝送路特性を整合させるための方法及びデバイス
US20090002031A1 (en) Slew rate controlled output driver for use in semiconductor device
KR102135099B1 (ko) 일정 출력 임피던스 가변 프리-엠퍼시스 구동을 위한 방법 및 장치
US8143917B2 (en) Transceiver for controlling swing width of output voltage
JP3949636B2 (ja) Ｌｖｄｓドライバー回路
CN105099438A (zh) 半导体器件
TWI842700B (zh) 驅動電路及其操作方法
JP2017501607A (ja) 強化された相互コンダクタンスと抑制された出力コモンモードとを有するクロックおよびデータドライバ
US20130187717A1 (en) Receiver equalization circuit
JP2005267700A (ja) 半導体集積回路およびそれを用いた磁気記憶装置
US7525357B2 (en) Circuit and method for adjusting a voltage drop
TWI375407B (en) Adjustable input receiver for low power high speed interface
JP2016537862A (ja) 強化された信頼性及び密度を有する較正出力ドライバ
KR102518864B1 (ko) 스플릿-렝스 보상 스킴을 구비한 증폭 회로
US20120237057A1 (en) Audio driver circuit
JP2004241930A (ja) 出力回路
KR102252820B1 (ko) 등화 동작을 수행하는 송신기
US9106198B2 (en) High power tunable capacitor
US9299401B2 (en) Driver for DDR2/3 memory interfaces

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140924

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20141224

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150127

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20150427

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150723

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20151027

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20151125

R150 Certificate of patent or registration of utility model

Ref document number: 5847948

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees