JP5549700B2 - 信号生成装置及び周波数シンセサイザ - Google Patents

信号生成装置及び周波数シンセサイザ Download PDF

Info

Publication number
JP5549700B2
JP5549700B2 JP2012081999A JP2012081999A JP5549700B2 JP 5549700 B2 JP5549700 B2 JP 5549700B2 JP 2012081999 A JP2012081999 A JP 2012081999A JP 2012081999 A JP2012081999 A JP 2012081999A JP 5549700 B2 JP5549700 B2 JP 5549700B2
Authority
JP
Japan
Prior art keywords
signal
clock
value
digital value
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012081999A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012217171A (ja
Inventor
和男 赤池
司 古幡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nihon Dempa Kogyo Co Ltd
Original Assignee
Nihon Dempa Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Dempa Kogyo Co Ltd filed Critical Nihon Dempa Kogyo Co Ltd
Priority to JP2012081999A priority Critical patent/JP5549700B2/ja
Publication of JP2012217171A publication Critical patent/JP2012217171A/ja
Application granted granted Critical
Publication of JP5549700B2 publication Critical patent/JP5549700B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
JP2012081999A 2011-03-31 2012-03-30 信号生成装置及び周波数シンセサイザ Active JP5549700B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012081999A JP5549700B2 (ja) 2011-03-31 2012-03-30 信号生成装置及び周波数シンセサイザ

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2011080880 2011-03-31
JP2011080880 2011-03-31
JP2012081999A JP5549700B2 (ja) 2011-03-31 2012-03-30 信号生成装置及び周波数シンセサイザ

Publications (2)

Publication Number Publication Date
JP2012217171A JP2012217171A (ja) 2012-11-08
JP5549700B2 true JP5549700B2 (ja) 2014-07-16

Family

ID=46926389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012081999A Active JP5549700B2 (ja) 2011-03-31 2012-03-30 信号生成装置及び周波数シンセサイザ

Country Status (4)

Country Link
US (1) US8395429B2 (zh)
JP (1) JP5549700B2 (zh)
CN (1) CN102739249B (zh)
TW (1) TWI466449B (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6029747B2 (ja) * 2012-05-11 2016-11-24 ヨーロピアン スペース エージェンシー 周波数調節可能なデジタル信号の生成方法及び装置、並びにこれらを用いた周波数シンセサイザー
US8922253B2 (en) 2013-05-24 2014-12-30 Intel IP Corporation Hybrid phase-locked loops
US8872558B1 (en) * 2013-05-24 2014-10-28 Intel IP Corporation Hybrid phase-locked loops
KR102102328B1 (ko) * 2014-01-28 2020-04-20 엘지이노텍 주식회사 위상고정루프 회로 및 이의 제어 방법
WO2017154126A1 (ja) * 2016-03-09 2017-09-14 三菱電機株式会社 パルスシフト回路及び周波数シンセサイザー

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990008914A1 (en) * 1989-01-30 1990-08-09 Hitachi Construction Machinery Co., Ltd. Device for controlling electromagnetic device having a proportional solenoid
JPH05206732A (ja) 1992-01-27 1993-08-13 Hitachi Ltd 周波数シンセサイザ
JP2715210B2 (ja) * 1992-01-29 1998-02-18 インターニックス株式会社 位相ロック・ループ用の部分積分切替え型基準周波数発生方法、およびその基準周波数発生回路
US5870591A (en) * 1995-08-11 1999-02-09 Fujitsu Limited A/D with digital PLL
US6014682A (en) * 1997-05-30 2000-01-11 International Business Machines Corporation Methods and apparatus for variable-rate down-sampling filters for discrete-time sampled systems using a fixed sampling rate
US6307696B1 (en) * 1999-05-06 2001-10-23 Maxtor Corporation Digital zero-phase restart circuit
JP3514255B2 (ja) * 2002-01-10 2004-03-31 日本電気株式会社 Ｖｃｏ回路、ｐｌｌ回路、及び、情報記録装置
US7295077B2 (en) * 2003-05-02 2007-11-13 Silicon Laboratories Inc. Multi-frequency clock synthesizer
US7496169B2 (en) * 2004-09-14 2009-02-24 Nippon Precision Circuits Inc. Frequency synthesizer, pulse train generation apparatus and pulse train generation method
JP4606112B2 (ja) * 2004-09-14 2011-01-05 セイコーＮｐｃ株式会社 等間隔パルス列生成装置および生成方法
JP4397363B2 (ja) 2005-09-06 2010-01-13 日本電波工業株式会社 周波数シンセサイザ
JP4639144B2 (ja) * 2005-11-30 2011-02-23 パナソニック株式会社 数値制御発振器
US7405598B2 (en) * 2006-10-04 2008-07-29 Infineon Technologies Ag Differential line compensation apparatus, method and system
CN101777912B (zh) * 2010-01-15 2011-11-23 浙江大学 一种非固定采样频率的软件锁相环实现方法

Also Published As

Publication number Publication date
US8395429B2 (en) 2013-03-12
TW201246796A (en) 2012-11-16
JP2012217171A (ja) 2012-11-08
CN102739249B (zh) 2014-12-17
CN102739249A (zh) 2012-10-17
TWI466449B (zh) 2014-12-21
US20120249196A1 (en) 2012-10-04

Similar Documents

Publication Publication Date Title
JP5673808B2 (ja) クロック生成回路
JP5549700B2 (ja) 信号生成装置及び周波数シンセサイザ
US7924071B2 (en) Synchronization detection circuit, pulse width modulation circuit using the same, and synchronization detection method
CN105306050B (zh) 时钟生成电路
US8536911B1 (en) PLL circuit, method of controlling PLL circuit, and digital circuit
US20150171848A1 (en) Circuit, A Method and a Synthesizer for Generating a Synthesized Signal with a Selectable Frequency
JP2014217064A (ja) アナログディザリングを用いる時間／デジタル変換
US9019016B2 (en) Accumulator-type fractional N-PLL synthesizer and control method thereof
JP2008172512A (ja) 周波数シンセサイザ及びフェーズロックループ、並びにクロック生成方法
JP4376611B2 (ja) 周波数変調回路
KR101663546B1 (ko) 서브 샘플링 위상 고정 루프 회로 기반의 분수배 주파수 합성기 및 그 방법
EP2782253B1 (en) PLL circuit and phase comparison method in PLL circuit
US11936392B2 (en) Phase locked loop, electronic device, and method for controlling phase locked loop
US9614535B2 (en) PLL circuit, method, and electronic apparatus
JPWO2012131920A1 (ja) 位相補正回路及び位相補正方法
JP2013009365A (ja) 周波数シンセサイザ
JP6428498B2 (ja) 信号発生器
JP2015103895A (ja) スペクトラム拡散クロック発生回路
JP2015222918A (ja) フラクショナルｐｌｌ回路
JP4956989B2 (ja) クロック同期方法およびクロック同期回路
CN115499002B (zh) 一种时钟展频电路及时钟展频方法
US8575973B1 (en) Frequency synthesizer with zero deterministic jitter
KR100594031B1 (ko) 링 오실레이터를 이용한 펄스폭변조 회로 및 방법
KR100644060B1 (ko) 직접형 주파수 합성기용 지터 감쇄기
JP2008035452A (ja) クロック発生回路

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20131118

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20131118

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20131220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140107

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140310

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140422

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140505

R150 Certificate of patent or registration of utility model

Ref document number: 5549700

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250