JP5514400B2 - エピタキシャル層を利用するトランジスター構造の製造方法 - Google Patents
エピタキシャル層を利用するトランジスター構造の製造方法 Download PDFInfo
- Publication number
- JP5514400B2 JP5514400B2 JP2007292266A JP2007292266A JP5514400B2 JP 5514400 B2 JP5514400 B2 JP 5514400B2 JP 2007292266 A JP2007292266 A JP 2007292266A JP 2007292266 A JP2007292266 A JP 2007292266A JP 5514400 B2 JP5514400 B2 JP 5514400B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- gate electrode
- region
- epitaxial
- epitaxial layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 21
- 238000000034 method Methods 0.000 title claims description 19
- 239000004065 semiconductor Substances 0.000 claims description 35
- 239000000758 substrate Substances 0.000 claims description 35
- 239000012535 impurity Substances 0.000 claims description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 229910052751 metal Inorganic materials 0.000 claims description 7
- 239000002184 metal Substances 0.000 claims description 7
- 238000005468 ion implantation Methods 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 claims description 4
- 238000005498 polishing Methods 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 24
- 229910052710 silicon Inorganic materials 0.000 description 24
- 239000010703 silicon Substances 0.000 description 24
- 238000002955 isolation Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 238000005530 etching Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910019044 CoSix Inorganic materials 0.000 description 1
- 208000012868 Overgrowth Diseases 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66651—Lateral single gate silicon transistors with a single crystalline channel formed on the silicon substrate after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1037—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Description
31 アクティブ領域
32 フィールド領域
34 犠牲酸化層
38 エピタキシャル層
40 ゲート酸化膜
43A ゲート電極層
46A 低抵抗導電層
Claims (6)
- 半導体基板上に犠牲酸化層を蒸着する段階と、
前記基板の一定領域を露出する犠牲酸化層をパターニングする段階と、
前記基板の露出された領域上に第1及び第2エピタキシャル層を成長する段階と、
前記基板の露出された領域上に第1及び第2エピタキシャル層を成長した後、犠牲酸化層を除去する段階と、
前記犠牲酸化層を除去する段階後に、前記犠牲酸化層が除去された領域を含む前記半導体基板の表面、及び前記第1及び第2エピタキシャル層の少なくとも一定領域上にゲート絶縁層を形成する段階と、
前記ゲート絶縁層を形成する段階の後に、前記ゲート絶縁層上にゲート電極を形成するが、前記ゲート電極は、前記第1エピタキシャルと第2エピタキシャル層との間に設けられたギャップ内に延び、前記ギャップに隣接した第1及び第2エピタキシャル層の各々の屈曲した領域をカバーするようにオーバーラップさせる段階と、
前記第1及び第2エピタキシャル層内に各々第1及び第2不純物領域を形成する段階とをこの順に含むことを特徴とする半導体素子の製造方法。 - 前記第1及び第2不純物領域を形成する段階は、
前記ゲート電極をマスクとして前記第1及び第2エピタキシャル層に第1イオン注入を行う段階と、
前記第1及び第2エピタキシャル層の領域とオーバーラップされるように前記ゲート電極の側壁上にスペーサを形成する段階と、
前記スペーサをマスクとして前記第1及び第2エピタキシャル層に第2イオン注入を行う段階とを含んでなることを特徴とする請求項1に記載の半導体素子の製造方法。 - 前記ゲート電極を形成する段階は、
前記ゲート絶縁層上にポリシリコン層を蒸着する段階と、
前記ポリシリコン層上に金属層を蒸着する段階と、
前記金属層の上部表面を平坦化させる段階とを含んでなることを特徴とする請求項1に記載の半導体素子の製造方法。 - 前記金属層の上部表面は化学機械的研磨によって平坦化されることを特徴とする請求項3に記載の半導体素子の製造方法。
- 前記ゲート電極を形成する段階は、
前記ゲート絶縁層上にポリシリコン層を蒸着する段階と、
前記ポリシリコン層の上部表面を平坦化させる段階と、
前記ポリシリコンの平坦化された上部表面上に金属層を蒸着する段階とを含んでなることを特徴とする請求項1に記載の半導体素子の製造方法。 - 前記金属層の上部表面は化学機械的研磨によって平坦化されることを特徴とする請求項5に記載の半導体素子の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/012,570 | 2001-12-12 | ||
US10/012,570 US6570200B1 (en) | 2001-12-12 | 2001-12-12 | Transistor structure using epitaxial layers and manufacturing method thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002059123A Division JP2003197907A (ja) | 2001-12-12 | 2002-03-05 | エピタキシャル層を利用するトランジスター構造及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008091937A JP2008091937A (ja) | 2008-04-17 |
JP5514400B2 true JP5514400B2 (ja) | 2014-06-04 |
Family
ID=21755585
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002059123A Pending JP2003197907A (ja) | 2001-12-12 | 2002-03-05 | エピタキシャル層を利用するトランジスター構造及びその製造方法 |
JP2007292266A Expired - Fee Related JP5514400B2 (ja) | 2001-12-12 | 2007-11-09 | エピタキシャル層を利用するトランジスター構造の製造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002059123A Pending JP2003197907A (ja) | 2001-12-12 | 2002-03-05 | エピタキシャル層を利用するトランジスター構造及びその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (2) | US6570200B1 (ja) |
JP (2) | JP2003197907A (ja) |
KR (1) | KR100396901B1 (ja) |
DE (1) | DE10215365B4 (ja) |
TW (1) | TW563251B (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6756625B2 (en) * | 2002-06-21 | 2004-06-29 | Micron Technology, Inc. | Memory cell and method for forming the same |
US7045844B2 (en) * | 2002-06-21 | 2006-05-16 | Micron Technology, Inc. | Memory cell and method for forming the same |
WO2005067699A1 (en) * | 2003-12-23 | 2005-07-28 | Ventria Bioscience | Methods of expressing heterologous protein in plant seeds using monocot non seed-storage protein promoters |
KR100699839B1 (ko) * | 2005-04-21 | 2007-03-27 | 삼성전자주식회사 | 다중채널을 갖는 반도체 장치 및 그의 제조방법. |
US7372092B2 (en) * | 2005-05-05 | 2008-05-13 | Micron Technology, Inc. | Memory cell, device, and system |
GB0524673D0 (en) * | 2005-12-02 | 2006-01-11 | Sherwood Technology Ltd | Laser-imageable marking composition |
US8014970B2 (en) * | 2006-04-08 | 2011-09-06 | Vialogy Corporation | Software enabled video and sensor interoperability system and method |
WO2007117705A2 (en) * | 2006-04-08 | 2007-10-18 | Vialogy Corp. | Software enabled video and sensor interoperability system and method |
CN110931514B (zh) * | 2019-11-29 | 2022-04-08 | 云谷(固安)科技有限公司 | 阵列基板和显示面板 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04350942A (ja) * | 1991-05-29 | 1992-12-04 | Nec Corp | 半導体装置の製造方法 |
KR100274555B1 (ko) * | 1991-06-26 | 2000-12-15 | 윌리엄 비. 켐플러 | 절연 게이트 전계 효과 트랜지스터 구조물 및 이의 제조 방법 |
JP3629761B2 (ja) * | 1995-06-30 | 2005-03-16 | ソニー株式会社 | 配線形成方法及び半導体装置の製造方法 |
KR970018086A (ko) * | 1995-09-30 | 1997-04-30 | 김광호 | 반도체장치의 게이트전극 형성방법 |
US5869359A (en) | 1997-08-20 | 1999-02-09 | Prabhakar; Venkatraman | Process for forming silicon on insulator devices having elevated source and drain regions |
US6160299A (en) | 1997-08-29 | 2000-12-12 | Texas Instruments Incorporated | Shallow-implant elevated source/drain doping from a sidewall dopant source |
US5945707A (en) | 1998-04-07 | 1999-08-31 | International Business Machines Corporation | DRAM cell with grooved transfer device |
US5970352A (en) | 1998-04-23 | 1999-10-19 | Kabushiki Kaisha Toshiba | Field effect transistor having elevated source and drain regions and methods for manufacturing the same |
US6232641B1 (en) * | 1998-05-29 | 2001-05-15 | Kabushiki Kaisha Toshiba | Semiconductor apparatus having elevated source and drain structure and manufacturing method therefor |
JP4047492B2 (ja) * | 1998-06-25 | 2008-02-13 | 株式会社東芝 | Mis型半導体装置およびその製造方法 |
KR100363840B1 (ko) * | 1999-12-27 | 2002-12-06 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 제조 방법 |
JP2001274382A (ja) * | 2000-03-27 | 2001-10-05 | Toshiba Corp | 半導体装置およびその製造方法 |
US6399450B1 (en) * | 2000-07-05 | 2002-06-04 | Advanced Micro Devices, Inc. | Low thermal budget process for manufacturing MOS transistors having elevated source and drain regions |
US6403434B1 (en) * | 2001-02-09 | 2002-06-11 | Advanced Micro Devices, Inc. | Process for manufacturing MOS transistors having elevated source and drain regions and a high-k gate dielectric |
-
2001
- 2001-12-12 US US10/012,570 patent/US6570200B1/en not_active Expired - Fee Related
- 2001-12-19 KR KR10-2001-0081250A patent/KR100396901B1/ko not_active IP Right Cessation
-
2002
- 2002-02-20 TW TW091102871A patent/TW563251B/zh not_active IP Right Cessation
- 2002-03-05 JP JP2002059123A patent/JP2003197907A/ja active Pending
- 2002-04-08 DE DE10215365A patent/DE10215365B4/de not_active Expired - Fee Related
- 2002-08-21 US US10/224,421 patent/US6589831B2/en not_active Expired - Fee Related
-
2007
- 2007-11-09 JP JP2007292266A patent/JP5514400B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE10215365B4 (de) | 2006-10-05 |
KR100396901B1 (ko) | 2003-09-02 |
US6570200B1 (en) | 2003-05-27 |
US6589831B2 (en) | 2003-07-08 |
DE10215365A1 (de) | 2003-07-10 |
TW563251B (en) | 2003-11-21 |
US20030107062A1 (en) | 2003-06-12 |
JP2003197907A (ja) | 2003-07-11 |
US20030107063A1 (en) | 2003-06-12 |
JP2008091937A (ja) | 2008-04-17 |
KR20030050735A (ko) | 2003-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5514400B2 (ja) | エピタキシャル層を利用するトランジスター構造の製造方法 | |
US7394116B2 (en) | Semiconductor device including a multi-channel fin field effect transistor including protruding active portions and method of fabricating the same | |
US7244666B2 (en) | Multi-gate transistor formed with active patterns of uniform critical dimension | |
EP1979937B1 (en) | Methods of forming field effect transistors and methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array | |
US7541645B2 (en) | Metal oxide semiconductor (MOS) transistors having buffer regions below source and drain regions | |
KR100545863B1 (ko) | 핀 구조물을 갖는 반도체 장치 및 이를 제조하는 방법 | |
JP2004327961A (ja) | Mosトランジスタ及びその製造方法 | |
US7629215B2 (en) | Semiconductor device and method of manufacturing the same | |
KR100429886B1 (ko) | 균일한 실리사이드 접합을 갖는 집적 회로 반도체 소자 및그 제조방법 | |
KR100486253B1 (ko) | 수직형 트랜지스터의 제조방법 | |
KR100541800B1 (ko) | 반도체 소자 제조방법 | |
JP4056523B2 (ja) | Sramデバイスの製造方法 | |
KR100611083B1 (ko) | 모스 트랜지스터 및 그 제조 방법 | |
KR100625394B1 (ko) | 반도체 소자의 제조 방법 | |
US20010015465A1 (en) | Method for forming a transistor for a semiconductior device | |
US7208384B2 (en) | Transistors and manufacturing methods thereof | |
KR100557967B1 (ko) | 반도체 소자의 제조방법 | |
KR100400782B1 (ko) | 반도체 소자의 제조 방법 | |
KR20040046074A (ko) | 반도체 소자의 전계효과 트랜지스터 형성방법 | |
KR100323725B1 (ko) | 반도체소자 및 그의 제조방법 | |
US7109555B1 (en) | Method for providing short channel effect control using a silicide VSS line | |
KR20070007468A (ko) | 반도체 장치의 제조 방법. | |
KR20040022565A (ko) | 반도체 장치의 트랜지스터 및 그 제조 방법 | |
KR20050010678A (ko) | 반도체장치의 제조방법 | |
KR20020055143A (ko) | 반도체 소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110927 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111227 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120417 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120713 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130129 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130528 |
|
A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20130717 |
|
A912 | Removal of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20130906 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140331 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5514400 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |