JP5450112B2 - メモリインターフェース回路 - Google Patents

メモリインターフェース回路 Download PDF

Info

Publication number
JP5450112B2
JP5450112B2 JP2010002540A JP2010002540A JP5450112B2 JP 5450112 B2 JP5450112 B2 JP 5450112B2 JP 2010002540 A JP2010002540 A JP 2010002540A JP 2010002540 A JP2010002540 A JP 2010002540A JP 5450112 B2 JP5450112 B2 JP 5450112B2
Authority
JP
Japan
Prior art keywords
level
data strobe
strobe signal
mask
delay value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010002540A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011141781A (ja
JP2011141781A5 (enExample
Inventor
賀津雄 戸崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MegaChips Corp
Original Assignee
MegaChips Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MegaChips Corp filed Critical MegaChips Corp
Priority to JP2010002540A priority Critical patent/JP5450112B2/ja
Publication of JP2011141781A publication Critical patent/JP2011141781A/ja
Publication of JP2011141781A5 publication Critical patent/JP2011141781A5/ja
Application granted granted Critical
Publication of JP5450112B2 publication Critical patent/JP5450112B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Dram (AREA)
JP2010002540A 2010-01-08 2010-01-08 メモリインターフェース回路 Expired - Fee Related JP5450112B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010002540A JP5450112B2 (ja) 2010-01-08 2010-01-08 メモリインターフェース回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010002540A JP5450112B2 (ja) 2010-01-08 2010-01-08 メモリインターフェース回路

Publications (3)

Publication Number Publication Date
JP2011141781A JP2011141781A (ja) 2011-07-21
JP2011141781A5 JP2011141781A5 (enExample) 2012-04-12
JP5450112B2 true JP5450112B2 (ja) 2014-03-26

Family

ID=44457568

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010002540A Expired - Fee Related JP5450112B2 (ja) 2010-01-08 2010-01-08 メモリインターフェース回路

Country Status (1)

Country Link
JP (1) JP5450112B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102235521B1 (ko) 2015-02-13 2021-04-05 삼성전자주식회사 특정 패턴을 갖는 저장 장치 및 그것의 동작 방법
CN111028873B (zh) * 2019-12-19 2022-03-01 西安紫光国芯半导体有限公司 一种用于dram物理接口的自适应读通路延迟计算方法及电路

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4284527B2 (ja) * 2004-03-26 2009-06-24 日本電気株式会社 メモリインターフェイス制御回路
JP4747621B2 (ja) * 2005-03-18 2011-08-17 日本電気株式会社 メモリインターフェイス制御回路
JP5061722B2 (ja) * 2007-05-24 2012-10-31 富士通セミコンダクター株式会社 信号マスキング回路、及び、その回路を搭載した半導体集積回路
JP4967850B2 (ja) * 2007-06-26 2012-07-04 ソニー株式会社 メモリインタフェース回路

Also Published As

Publication number Publication date
JP2011141781A (ja) 2011-07-21

Similar Documents

Publication Publication Date Title
CN111418018B (zh) 写入电平仲裁者电路
JP5802046B2 (ja) データ入力回路
JP5655555B2 (ja) メモリインターフェース回路、メモリインターフェース方法、および電子機器
KR101374417B1 (ko) 동기 메모리 판독 데이터 캡쳐
JP5106942B2 (ja) メモリリード制御回路
JP5675035B2 (ja) Ｚｑキャリブレーション回路
JP2008103013A (ja) メモリリード制御回路およびその制御方法
US10366737B2 (en) Management of strobe/clock phase tolerances during extended write preambles
US10885968B2 (en) Multi-phase clock division
KR100907016B1 (ko) 반도체 메모리 장치의 데이터 입력 회로 및 그 제어 방법
JP4837586B2 (ja) 半導体装置
CN106297889B (zh) 存储器测试系统及其测试方法
JP5450112B2 (ja) メモリインターフェース回路
CN107526697B (zh) 用于选择读取时钟信号的存储器控制器
US7791963B2 (en) Semiconductor memory device and operation method thereof
US8320204B2 (en) Memory interface control circuit
CN117311598B (zh) 使用写入移位器的同步输入缓冲器控制
JP2008042719A (ja) インターフェイス回路
KR100772716B1 (ko) 반도체 메모리 장치 및 그 구동방법
JP2009284042A (ja) パルス検出装置及びパルス検出方法
JP2012212385A (ja) メモリインターフェイス制御回路及び半導体集積回路
JP4855908B2 (ja) レイテンシーカウンター及び関連方法
TWI556252B (zh) 記憶體測試系統及其測試方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120229

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120229

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20130430

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20130605

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20130605

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130612

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130702

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130823

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131217

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131225

R150 Certificate of patent or registration of utility model

Ref document number: 5450112

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees