JP5325107B2 - シリアルディジタルデータ通信インターフェイス - Google Patents

シリアルディジタルデータ通信インターフェイス Download PDF

Info

Publication number
JP5325107B2
JP5325107B2 JP2009529261A JP2009529261A JP5325107B2 JP 5325107 B2 JP5325107 B2 JP 5325107B2 JP 2009529261 A JP2009529261 A JP 2009529261A JP 2009529261 A JP2009529261 A JP 2009529261A JP 5325107 B2 JP5325107 B2 JP 5325107B2
Authority
JP
Japan
Prior art keywords
data
clock
bit
frame
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009529261A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010504698A5 (enExample
JP2010504698A (ja
Inventor
コルン，マイケル，シー．ダブル．
ゲリー，アラン
Original Assignee
アナログ・デバイシズ・インコーポレーテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アナログ・デバイシズ・インコーポレーテッド filed Critical アナログ・デバイシズ・インコーポレーテッド
Publication of JP2010504698A publication Critical patent/JP2010504698A/ja
Publication of JP2010504698A5 publication Critical patent/JP2010504698A5/ja
Application granted granted Critical
Publication of JP5325107B2 publication Critical patent/JP5325107B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
JP2009529261A 2006-09-21 2007-09-21 シリアルディジタルデータ通信インターフェイス Active JP5325107B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US84617706P 2006-09-21 2006-09-21
US60/846,177 2006-09-21
PCT/US2007/020526 WO2008036413A1 (en) 2006-09-21 2007-09-21 Serial digital data communication interface

Publications (3)

Publication Number Publication Date
JP2010504698A JP2010504698A (ja) 2010-02-12
JP2010504698A5 JP2010504698A5 (enExample) 2011-12-08
JP5325107B2 true JP5325107B2 (ja) 2013-10-23

Family

ID=39092977

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009529261A Active JP5325107B2 (ja) 2006-09-21 2007-09-21 シリアルディジタルデータ通信インターフェイス

Country Status (5)

Country Link
US (1) US8027421B2 (enExample)
EP (1) EP2064828B1 (enExample)
JP (1) JP5325107B2 (enExample)
CN (1) CN101529790B (enExample)
WO (1) WO2008036413A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7890684B2 (en) * 2006-08-31 2011-02-15 Standard Microsystems Corporation Two-cycle return path clocking
EP2341445B1 (en) * 2009-12-30 2017-09-06 Intel Deutschland GmbH Method for high speed data transfer
US9712206B2 (en) * 2010-12-27 2017-07-18 Microchip Technology Incorporated Preamble design and processing method for on-the-fly, frame-by-frame air data rate detection in wireless receivers
US8984197B2 (en) * 2012-12-11 2015-03-17 Agileswitch, Llc Power stack control systems
JP6201331B2 (ja) * 2013-02-15 2017-09-27 オムロン株式会社 同期シリアルインタフェース回路
US9037893B2 (en) * 2013-03-15 2015-05-19 Analog Devices, Inc. Synchronizing data transfer from a core to a physical interface
US10386214B2 (en) * 2015-11-30 2019-08-20 Analog Devices Global Electromagnetic flow sensor interface allowing dc coupling
JP7070496B2 (ja) * 2019-04-24 2022-05-18 オムロン株式会社 シリアルデータ通信装置
CN112019318B (zh) * 2020-08-20 2021-08-20 珠海格力电器股份有限公司 提高设备通信可靠性的方法
CN113886300B (zh) * 2021-09-23 2024-05-03 珠海一微半导体股份有限公司 一种总线接口的时钟数据自适应恢复系统及芯片

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53119604A (en) * 1977-03-28 1978-10-19 Toshiba Corp Transmission system for control signal of key telephone set
JPS6376640A (ja) * 1986-09-19 1988-04-06 Nec Corp 調歩同期信号受信回路
US4965884A (en) * 1989-11-22 1990-10-23 Northern Telecom Limited Data alignment method and apparatus
US5727004A (en) * 1995-03-14 1998-03-10 Adaptive Networks, Inc. Method and apparatus for data encoding and communication over noisy media
EP0738057A3 (de) 1995-04-12 1998-05-20 Siemens Aktiengesellschaft Verfahren und Anordnung zur Bitsynchronisation
JP2821438B2 (ja) * 1996-08-14 1998-11-05 静岡日本電気株式会社 マイクロコンピュータ
ATE201118T1 (de) 1996-11-08 2001-05-15 Cit Alcatel Datenübertragungssynchronisierungsverfahren zwischen einem sender und einem empfänger
JP2000174736A (ja) * 1998-12-08 2000-06-23 Sharp Corp ビット同期回路
WO2001095552A2 (en) * 2000-06-02 2001-12-13 Connectcom Microsystems, Inc. High frequency network receiver
US7158592B2 (en) * 2000-10-31 2007-01-02 Agere Systems, Inc. Method and apparatus for synchronizing data transfer
US6892314B2 (en) 2001-04-02 2005-05-10 International Business Machines Corporation Method and system of automatic delay detection and receiver adjustment for synchronous bus interface
DE60135505D1 (de) * 2001-10-02 2008-10-02 Hitachi Ltd Vorrichtung zum transfer serieller daten
KR100441606B1 (ko) * 2001-10-05 2004-07-23 삼성전자주식회사 복수의 모듈들간의 데이터 송수신 시스템 및 송수신제어방법
JP2003134098A (ja) * 2001-10-24 2003-05-09 Matsushita Electric Ind Co Ltd シリアル受信装置
US7317489B2 (en) * 2004-01-09 2008-01-08 Analog Devices, Inc Teletext data detection by data content based synchronization and error reduction
KR100608362B1 (ko) * 2004-04-22 2006-08-08 주식회사 하이닉스반도체 펄스 발생기
US7890684B2 (en) * 2006-08-31 2011-02-15 Standard Microsystems Corporation Two-cycle return path clocking

Also Published As

Publication number Publication date
CN101529790B (zh) 2015-05-20
EP2064828B1 (en) 2012-04-18
CN101529790A (zh) 2009-09-09
WO2008036413A1 (en) 2008-03-27
JP2010504698A (ja) 2010-02-12
US8027421B2 (en) 2011-09-27
EP2064828A1 (en) 2009-06-03
US20080123790A1 (en) 2008-05-29

Similar Documents

Publication Publication Date Title
JP5325107B2 (ja) シリアルディジタルデータ通信インターフェイス
EP0688447B1 (en) De-skewer for serial data bus
KR100256939B1 (ko) 외부 어드레스 검파 인터페이스와 조합방법으로 이루어진 이더넷 미디어 억세스 콘트롤러
US8514952B2 (en) High-speed source-synchronous signaling
JP5363566B2 (ja) 高速データ伝送方法および対応する装置
KR20170040304A (ko) 임베딩된 클록을 갖는 직교 차동 벡터 시그널링 코드
US8369443B2 (en) Single-wire asynchronous serial interface
JP2010504698A5 (enExample)
KR20010030642A (ko) 고속 직렬 데이터 통신시스템
WO1999000927A1 (en) Combined preamble detection and information transmission method for burst-type digital communication systems
KR20230132481A (ko) 고유 하프-레이트 동작으로의 c-phy 데이터-트리거된에지 생성
US20240053459A1 (en) Modified uart interface and uart data transmission for real-time data transmission of echo data to a higher-level computer system
US7116739B1 (en) Auto baud system and method and single pin communication interface
US7342984B1 (en) Counting clock cycles over the duration of a first character and using a remainder value to determine when to sample a bit of a second character
US10263765B2 (en) Systems and methods for low-power single-wire communication
Muzaffar et al. Timing and robustness analysis of pulsed-index protocols for single-channel IoT communications
JP4856090B2 (ja) バス通信システム
US20150356052A1 (en) Seamless addition of high bandwidth lanes
US8532200B1 (en) System and method for side band communication in SERDES transmission/receive channels
CN101204054B (zh) 用于提高通过通信信道的数据传送速率的方法和装置
JP2003134098A (ja) シリアル受信装置
US20230269118A1 (en) Single wire serial communication using pulse width modulation in a daisy chain architecture
CN113872837B (zh) 一种信号处理方法、装置及系统
WO2009134844A1 (en) High-speed source-synchronous signaling
KR880001024B1 (ko) 데이터 전송방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100921

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100921

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110921

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111020

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120619

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120919

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120926

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20121019

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20121026

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20121119

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20121127

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130625

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130719

R150 Certificate of patent or registration of utility model

Ref document number: 5325107

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250