JP5204106B2 - 電子移動度が増大したトランジスタを形成する方法 - Google Patents
電子移動度が増大したトランジスタを形成する方法 Download PDFInfo
- Publication number
- JP5204106B2 JP5204106B2 JP2009521940A JP2009521940A JP5204106B2 JP 5204106 B2 JP5204106 B2 JP 5204106B2 JP 2009521940 A JP2009521940 A JP 2009521940A JP 2009521940 A JP2009521940 A JP 2009521940A JP 5204106 B2 JP5204106 B2 JP 5204106B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- forming
- gate
- electron mobility
- gate structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000001965 increasing effect Effects 0.000 title claims description 8
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 13
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 13
- 238000005530 etching Methods 0.000 claims abstract description 10
- 238000005498 polishing Methods 0.000 claims abstract 2
- 239000000758 substrate Substances 0.000 claims description 13
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 238000002955 isolation Methods 0.000 claims description 9
- 230000005669 field effect Effects 0.000 claims description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims 1
- 238000000151 deposition Methods 0.000 abstract description 14
- 230000008569 process Effects 0.000 abstract description 12
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 abstract description 3
- 239000000463 material Substances 0.000 description 20
- 230000008021 deposition Effects 0.000 description 11
- 150000004767 nitrides Chemical class 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- 230000000694 effects Effects 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000001939 inductive effect Effects 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823864—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Chemical Vapour Deposition (AREA)
- Carbon And Carbon Compounds (AREA)
Description
110:基板
120:パッド酸化物層
130:パッド窒化物層
140:STI構造体
150:トランジスタ
151:ソース領域
152:ドレイン領域
153:ゲート領域
154:窒化物キャップ
160:厚いSi:C層
170:キャッピング構造体
Claims (5)
- 電子移動度が増大したトランジスタを形成する方法であって、
シリコン基板から及び前記シリコン基板内に延びる隆起した分離構造体を形成するステップと、
チャネル領域の上にゲート構造体を形成するステップと、
前記チャネル領域に隣接したソース/ドレイン領域を形成するステップと、
前記分離構造体と、前記ゲート構造体及び前記チャネル領域のうちの少なくとも1つとの間に、1原子パーセントより上の置換炭素濃度を有するSi:Cをエピタキシャル成長させるステップと、
前記Si:Cを前記ゲート構造体まで平坦化するステップと、
前記Si:Cを前記隆起した分離構造体の表面まで又はそれより下方までエッチングするステップと、を含む方法。 - 前記Si:Cを前記隆起した分離構造体の表面より下方に凹ませるステップを含む、請求項1に記載の方法。
- 前記ゲート構造体の上に応力が加えられたキャッピング構造体を形成するステップを含む、請求項1または2に記載の方法。
- 埋め込みSiGe構造体を含む電界効果トランジスタを形成するステップを含む、請求項1〜3のいずれか1項に記載の方法。
- 前記ゲート構造体上にキャップを形成するステップを含み、前記平坦化するステップは、前記キャップまで研磨するステップを含む、請求項1に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/459,730 | 2006-07-25 | ||
US11/459,730 US7473594B2 (en) | 2006-07-25 | 2006-07-25 | Raised STI structure and superdamascene technique for NMOSFET performance enhancement with embedded silicon carbon |
PCT/US2007/074169 WO2008014228A2 (en) | 2006-07-25 | 2007-07-24 | Raised sti structure and superdamascene technique for nmosfet performance enhancement with embedded silicon carbon |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009545173A JP2009545173A (ja) | 2009-12-17 |
JP5204106B2 true JP5204106B2 (ja) | 2013-06-05 |
Family
ID=38982250
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009521940A Expired - Fee Related JP5204106B2 (ja) | 2006-07-25 | 2007-07-24 | 電子移動度が増大したトランジスタを形成する方法 |
Country Status (8)
Country | Link |
---|---|
US (2) | US7473594B2 (ja) |
EP (1) | EP2050128B1 (ja) |
JP (1) | JP5204106B2 (ja) |
KR (1) | KR101126913B1 (ja) |
CN (1) | CN101496149B (ja) |
AT (1) | ATE550782T1 (ja) |
TW (1) | TWI415261B (ja) |
WO (1) | WO2008014228A2 (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7700424B2 (en) * | 2008-02-27 | 2010-04-20 | Applied Materials, Inc. | Method of forming an embedded silicon carbon epitaxial layer |
CN102456739A (zh) * | 2010-10-28 | 2012-05-16 | 中国科学院微电子研究所 | 半导体结构及其形成方法 |
CN102569383A (zh) * | 2010-12-14 | 2012-07-11 | 中国科学院微电子研究所 | 一种mos管及其制造方法 |
US20120153350A1 (en) * | 2010-12-17 | 2012-06-21 | Globalfoundries Inc. | Semiconductor devices and methods for fabricating the same |
US9905648B2 (en) * | 2014-02-07 | 2018-02-27 | Stmicroelectronics, Inc. | Silicon on insulator device with partially recessed gate |
CN104393050A (zh) * | 2014-11-26 | 2015-03-04 | 上海华力微电子有限公司 | 改善sti边缘外延层的性能的方法及对应的半导体结构 |
CN108899321B (zh) * | 2018-07-20 | 2020-09-15 | 上海华虹宏力半导体制造有限公司 | 快闪存储器的制造方法 |
US11158633B1 (en) | 2020-04-07 | 2021-10-26 | Globalfoundries U.S. Inc. | Multi-level isolation structure |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6313379A (ja) * | 1986-07-04 | 1988-01-20 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置およびその製造方法 |
US6828630B2 (en) * | 2003-01-07 | 2004-12-07 | International Business Machines Corporation | CMOS device on ultrathin SOI with a deposited raised source/drain, and a method of manufacture |
US7082811B2 (en) * | 2003-08-06 | 2006-08-01 | Msp Corporation | Cascade impactor with individually driven impactor plates |
US20050035369A1 (en) * | 2003-08-15 | 2005-02-17 | Chun-Chieh Lin | Structure and method of forming integrated circuits utilizing strained channel transistors |
US7112495B2 (en) * | 2003-08-15 | 2006-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method of a strained channel transistor and a second semiconductor component in an integrated circuit |
JP2005079277A (ja) * | 2003-08-29 | 2005-03-24 | Toshiba Corp | 電界効果トランジスタ |
US7303949B2 (en) * | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US7138320B2 (en) * | 2003-10-31 | 2006-11-21 | Advanced Micro Devices, Inc. | Advanced technique for forming a transistor having raised drain and source regions |
US7545001B2 (en) * | 2003-11-25 | 2009-06-09 | Taiwan Semiconductor Manufacturing Company | Semiconductor device having high drive current and method of manufacture therefor |
US7361563B2 (en) * | 2004-06-17 | 2008-04-22 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device using a selective epitaxial growth technique |
US7227205B2 (en) * | 2004-06-24 | 2007-06-05 | International Business Machines Corporation | Strained-silicon CMOS device and method |
KR100618839B1 (ko) * | 2004-06-28 | 2006-09-01 | 삼성전자주식회사 | 반도체 소자의 제조 방법 |
KR100558011B1 (ko) * | 2004-07-12 | 2006-03-06 | 삼성전자주식회사 | 전체실리사이드 금속게이트전극을 갖는 모스 트랜지스터의제조방법 |
US7135372B2 (en) * | 2004-09-09 | 2006-11-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained silicon device manufacturing method |
US7883979B2 (en) * | 2004-10-26 | 2011-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for manufacturing a semiconductor device with reduced floating body effect |
US7312128B2 (en) * | 2004-12-01 | 2007-12-25 | Applied Materials, Inc. | Selective epitaxy process with alternating gas supply |
JP5011681B2 (ja) * | 2004-12-02 | 2012-08-29 | 日産自動車株式会社 | 半導体装置 |
US7279406B2 (en) | 2004-12-22 | 2007-10-09 | Texas Instruments Incorporated | Tailoring channel strain profile by recessed material composition control |
US7195969B2 (en) * | 2004-12-31 | 2007-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained channel CMOS device with fully silicided gate electrode |
US7687383B2 (en) * | 2005-02-04 | 2010-03-30 | Asm America, Inc. | Methods of depositing electrically active doped crystalline Si-containing films |
US7348232B2 (en) * | 2005-03-01 | 2008-03-25 | Texas Instruments Incorporated | Highly activated carbon selective epitaxial process for CMOS |
US7358551B2 (en) * | 2005-07-21 | 2008-04-15 | International Business Machines Corporation | Structure and method for improved stress and yield in pFETs with embedded SiGe source/drain regions |
US7678630B2 (en) * | 2006-02-15 | 2010-03-16 | Infineon Technologies Ag | Strained semiconductor device and method of making same |
US8207523B2 (en) * | 2006-04-26 | 2012-06-26 | United Microelectronics Corp. | Metal oxide semiconductor field effect transistor with strained source/drain extension layer |
US7485524B2 (en) * | 2006-06-21 | 2009-02-03 | International Business Machines Corporation | MOSFETs comprising source/drain regions with slanted upper surfaces, and method for fabricating the same |
-
2006
- 2006-07-25 US US11/459,730 patent/US7473594B2/en not_active Expired - Fee Related
-
2007
- 2007-07-09 TW TW096124949A patent/TWI415261B/zh not_active IP Right Cessation
- 2007-07-24 EP EP07813250A patent/EP2050128B1/en not_active Not-in-force
- 2007-07-24 WO PCT/US2007/074169 patent/WO2008014228A2/en active Application Filing
- 2007-07-24 JP JP2009521940A patent/JP5204106B2/ja not_active Expired - Fee Related
- 2007-07-24 CN CN200780028062.1A patent/CN101496149B/zh not_active Expired - Fee Related
- 2007-07-24 KR KR1020097001195A patent/KR101126913B1/ko not_active IP Right Cessation
- 2007-07-24 AT AT07813250T patent/ATE550782T1/de active
-
2008
- 2008-02-08 US US12/028,191 patent/US7838932B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN101496149B (zh) | 2014-04-02 |
EP2050128A2 (en) | 2009-04-22 |
ATE550782T1 (de) | 2012-04-15 |
EP2050128A4 (en) | 2009-12-23 |
WO2008014228A3 (en) | 2008-09-04 |
US20080128712A1 (en) | 2008-06-05 |
US7838932B2 (en) | 2010-11-23 |
TWI415261B (zh) | 2013-11-11 |
TW200818502A (en) | 2008-04-16 |
EP2050128B1 (en) | 2012-03-21 |
KR101126913B1 (ko) | 2012-03-20 |
KR20090046786A (ko) | 2009-05-11 |
WO2008014228A2 (en) | 2008-01-31 |
CN101496149A (zh) | 2009-07-29 |
US7473594B2 (en) | 2009-01-06 |
JP2009545173A (ja) | 2009-12-17 |
US20080026516A1 (en) | 2008-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI327779B (en) | Strained dislocation-free channels for cmos and method of manufacture | |
US6882025B2 (en) | Strained-channel transistor and methods of manufacture | |
JP4130652B2 (ja) | 半導体構造およびその製造方法 | |
JP4814304B2 (ja) | 集積回路およびその製造方法 | |
US7619300B2 (en) | Super hybrid SOI CMOS devices | |
US7498216B2 (en) | Method of forming high-performance CMOS SOI devices on hybrid crystal-oriented substrates | |
US7326601B2 (en) | Methods for fabrication of a stressed MOS device | |
JP5204106B2 (ja) | 電子移動度が増大したトランジスタを形成する方法 | |
KR101600553B1 (ko) | 에피택셜 성장된 스트레스-유도 소오스 및 드레인 영역들을 가지는 mos 디바이스들의 제조 방법 | |
US8159030B2 (en) | Strained MOS device and methods for its fabrication | |
JP2007533119A (ja) | Si:C−OIおよびSGOI上のシリコン・デバイスならびに製造方法 | |
US9564488B2 (en) | Strained isolation regions | |
US20100078687A1 (en) | Method for Transistor Fabrication with Optimized Performance | |
US20160359019A1 (en) | Semiconductor device including strained finfet | |
US7611937B2 (en) | High performance transistors with hybrid crystal orientations | |
US20060272574A1 (en) | Methods for manufacturing integrated circuits | |
JP2008108999A (ja) | 半導体装置および半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100421 |
|
RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20120626 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120626 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120921 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121009 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121226 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130129 |
|
RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20130129 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130214 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5204106 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160222 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |