JP5170939B2 - 試験装置、及び試験方法 - Google Patents

試験装置、及び試験方法 Download PDF

Info

Publication number
JP5170939B2
JP5170939B2 JP2004364984A JP2004364984A JP5170939B2 JP 5170939 B2 JP5170939 B2 JP 5170939B2 JP 2004364984 A JP2004364984 A JP 2004364984A JP 2004364984 A JP2004364984 A JP 2004364984A JP 5170939 B2 JP5170939 B2 JP 5170939B2
Authority
JP
Japan
Prior art keywords
jitter
input signal
electronic device
deterministic
sine wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004364984A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005181325A (ja
JP2005181325A5 (ru
Inventor
雅裕 石田
隆弘 山口
ソーマ マニ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/737,716 external-priority patent/US7136773B2/en
Application filed by Advantest Corp filed Critical Advantest Corp
Publication of JP2005181325A publication Critical patent/JP2005181325A/ja
Publication of JP2005181325A5 publication Critical patent/JP2005181325A5/ja
Application granted granted Critical
Publication of JP5170939B2 publication Critical patent/JP5170939B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G01R31/2836—Fault-finding or characterising
    • G01R31/2839—Fault-finding or characterising using signal generators, power supplies or circuit analysers
    • G01R31/2841—Signal generators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
    • G01R29/26—Measuring noise figure; Measuring signal-to-noise ratio
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/46—Monitoring; Testing
    • H04B3/462—Testing group delay or phase shift, e.g. timing jitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/205—Arrangements for detecting or preventing errors in the information received using signal quality detector jitter monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)
JP2004364984A 2003-12-16 2004-12-16 試験装置、及び試験方法 Expired - Fee Related JP5170939B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US10/737,716 2003-12-16
US10/737,716 US7136773B2 (en) 2003-12-16 2003-12-16 Testing apparatus and testing method
US10/824,763 2004-04-14
US10/824,763 US7397847B2 (en) 2003-12-16 2004-04-14 Testing device for testing electronic device and testing method thereof

Publications (3)

Publication Number Publication Date
JP2005181325A JP2005181325A (ja) 2005-07-07
JP2005181325A5 JP2005181325A5 (ru) 2011-02-03
JP5170939B2 true JP5170939B2 (ja) 2013-03-27

Family

ID=34798985

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004364984A Expired - Fee Related JP5170939B2 (ja) 2003-12-16 2004-12-16 試験装置、及び試験方法

Country Status (2)

Country Link
JP (1) JP5170939B2 (ru)
DE (1) DE102004061510A1 (ru)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7313496B2 (en) * 2005-02-11 2007-12-25 Advantest Corporation Test apparatus and test method for testing a device under test
JP4895551B2 (ja) * 2005-08-10 2012-03-14 株式会社アドバンテスト 試験装置および試験方法
US7596173B2 (en) * 2005-10-28 2009-09-29 Advantest Corporation Test apparatus, clock generator and electronic device
US8744798B2 (en) * 2007-06-12 2014-06-03 Tektronix International Sales Gmbh Signal generator and user interface for adding amplitude noise to selected portions of a test signal
US8090009B2 (en) * 2007-08-07 2012-01-03 Advantest Corporation Test apparatus
US7808252B2 (en) * 2007-12-13 2010-10-05 Advantest Corporation Measurement apparatus and measurement method
JP2010169504A (ja) 2009-01-22 2010-08-05 Anritsu Corp ジッタ伝達特性測定装置
JP7481881B2 (ja) 2020-03-31 2024-05-13 日本放送協会 ジッタ発生装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0850156A (ja) * 1994-08-05 1996-02-20 Anritsu Corp ジッタ耐力測定装置
US5793822A (en) * 1995-10-16 1998-08-11 Symbios, Inc. Bist jitter tolerance measurement technique
JP3857011B2 (ja) * 2000-02-29 2006-12-13 アンリツ株式会社 ディジタルハイパスフィルタおよびディジタルハイパスフィルタを用いたジッタ測定器
WO2003007578A1 (fr) * 2001-07-13 2003-01-23 Anritsu Corporation Instrument de mesure de la resistance a la gigue et procede permettant une mesure efficace et une evaluation adequate de la caracteristique de resistance a la gigue.
WO2003067273A1 (fr) * 2002-02-06 2003-08-14 Fujitsu Limited Procede de diagnostic de tolerance de gigue, et dispositif correspondant
DE10392318T5 (de) * 2002-02-26 2005-07-07 Advantest Corp. Messvorrichtung und Messverfahren
US7054358B2 (en) * 2002-04-29 2006-05-30 Advantest Corporation Measuring apparatus and measuring method

Also Published As

Publication number Publication date
JP2005181325A (ja) 2005-07-07
DE102004061510A1 (de) 2005-10-06

Similar Documents

Publication Publication Date Title
US7397847B2 (en) Testing device for testing electronic device and testing method thereof
JP5183520B2 (ja) 測定装置および試験方法
JP4216249B2 (ja) 測定装置、及び測定方法
US7636387B2 (en) Measuring apparatus and measuring method
US8040940B2 (en) Transmitter/receiver device that converts serial and parallel signals and method of testing thereof
US7860472B2 (en) Receiver circuit and receiver circuit testing method
JP2021527807A (ja) 統合通信リンク試験
US20050172181A1 (en) System and method for production testing of high speed communications receivers
JP4690854B2 (ja) ソース同期サンプリング方法
JP5170939B2 (ja) 試験装置、及び試験方法
JP2005233933A (ja) 組合せ試験方法及び試験装置
Shimanouchi Periodic jitter injection with direct time synthesis by SPPTM ATE for SerDes jitter tolerance test in production
JP4257830B2 (ja) データ送受信装置
Yamaguchi et al. A new method for testing jitter tolerance of SerDes devices using sinusoidal jitter
US6986091B2 (en) Method and apparatus for testing a high speed data receiver for jitter tolerance
US7697617B2 (en) Synchronisation method and apparatus for OFDM symbols
TWI806539B (zh) 測試系統以及測試方法
Shankar Test challenges for SONET/SDH physical layer OC3 devices and beyond
US20030231707A1 (en) Method and apparatus for jitter creation and testing
Angrisani et al. Problems with jitter measurement in PDH/SDH-based digital telecommunication systems
Willis Efficient Characterization of Transmitter Output Jitter Components in 100GBASE-CR4 Ethernet
Damm Jitter–An Introduction
Moradi State-of-the-art within jitter measurement
US20110172957A1 (en) Test apparatus and test method
Sunter et al. Testing SerDes beyond 4 Gbps-changing priorities

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070921

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110823

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110916

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120522

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120719

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121218

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121225

LAPS Cancellation because of no payment of annual fees