JP5064171B2 - 連想記憶装置 - Google Patents
連想記憶装置 Download PDFInfo
- Publication number
- JP5064171B2 JP5064171B2 JP2007283462A JP2007283462A JP5064171B2 JP 5064171 B2 JP5064171 B2 JP 5064171B2 JP 2007283462 A JP2007283462 A JP 2007283462A JP 2007283462 A JP2007283462 A JP 2007283462A JP 5064171 B2 JP5064171 B2 JP 5064171B2
- Authority
- JP
- Japan
- Prior art keywords
- line
- search
- match
- match line
- field effect
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
- G06F16/90—Details of database functions independent of the retrieved data types
- G06F16/903—Querying
- G06F16/90335—Query processing
- G06F16/90339—Query processing by using parallel associative memories or content-addressable memories
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Theoretical Computer Science (AREA)
- Computational Linguistics (AREA)
- Data Mining & Analysis (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007283462A JP5064171B2 (ja) | 2007-10-31 | 2007-10-31 | 連想記憶装置 |
| US12/261,598 US8169807B2 (en) | 2007-10-31 | 2008-10-30 | Content addressable memory device having match line equalizer circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007283462A JP5064171B2 (ja) | 2007-10-31 | 2007-10-31 | 連想記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009110616A JP2009110616A (ja) | 2009-05-21 |
| JP2009110616A5 JP2009110616A5 (enExample) | 2010-12-02 |
| JP5064171B2 true JP5064171B2 (ja) | 2012-10-31 |
Family
ID=40584378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007283462A Active JP5064171B2 (ja) | 2007-10-31 | 2007-10-31 | 連想記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8169807B2 (enExample) |
| JP (1) | JP5064171B2 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140369103A1 (en) * | 2013-06-14 | 2014-12-18 | Mediatek Inc. | Content addressable memory cells and ternary content addressable memory cells |
| US9275735B2 (en) * | 2014-01-06 | 2016-03-01 | International Business Machines Corporation | Array organization and architecture to perform range-match operations with content addressable memory (CAM) circuits |
| JP2015225682A (ja) | 2014-05-27 | 2015-12-14 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| US9536608B1 (en) | 2015-11-17 | 2017-01-03 | International Business Machines Corporation | Content addressable memory device |
| JP6832799B2 (ja) * | 2016-09-07 | 2021-02-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US9728258B1 (en) * | 2016-10-04 | 2017-08-08 | National Tsing Hua University | Ternary content addressable memory |
| US10714181B2 (en) * | 2016-11-30 | 2020-07-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory cell |
| US10910056B2 (en) * | 2018-02-22 | 2021-02-02 | Renesas Electronics Corporation | Semiconductor device |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4732596B2 (ja) * | 2000-03-03 | 2011-07-27 | 川崎マイクロエレクトロニクス株式会社 | 連想メモリ装置 |
| JP2002358791A (ja) | 2001-05-30 | 2002-12-13 | Fujitsu Ltd | 連想記憶装置及びプリチャージ方法 |
| JP2003132686A (ja) * | 2001-10-19 | 2003-05-09 | Kawasaki Microelectronics Kk | 連想メモリ |
| JP2003242784A (ja) * | 2002-02-15 | 2003-08-29 | Kawasaki Microelectronics Kk | 連想メモリ装置 |
| US6704216B1 (en) * | 2002-08-15 | 2004-03-09 | Integrated Silicon Solution, Inc. | Dual match-line, twin-cell, binary-ternary CAM |
| JP2004192695A (ja) * | 2002-12-10 | 2004-07-08 | Kawasaki Microelectronics Kk | 連想メモリ装置 |
| JP4149296B2 (ja) | 2003-03-26 | 2008-09-10 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| JP4861012B2 (ja) * | 2005-03-31 | 2012-01-25 | ルネサスエレクトロニクス株式会社 | Cam装置 |
| JP2007317342A (ja) * | 2006-04-25 | 2007-12-06 | Renesas Technology Corp | 内容参照メモリ |
-
2007
- 2007-10-31 JP JP2007283462A patent/JP5064171B2/ja active Active
-
2008
- 2008-10-30 US US12/261,598 patent/US8169807B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US8169807B2 (en) | 2012-05-01 |
| US20090113122A1 (en) | 2009-04-30 |
| JP2009110616A (ja) | 2009-05-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5064171B2 (ja) | 連想記憶装置 | |
| US10580484B2 (en) | Semiconductor integrated circuit device | |
| EP3497701B1 (en) | Multi-deck memory device and operations | |
| JP4156248B2 (ja) | 不揮発性半導体記憶装置 | |
| JP3190868B2 (ja) | 連想メモリ装置 | |
| US10366754B2 (en) | Semiconductor integrated circuit device with reduced power consumption | |
| US7688650B2 (en) | Write control method for a memory array configured with multiple memory subarrays | |
| US9502112B2 (en) | Semiconductor memory device | |
| US11107531B2 (en) | Search circuits, hammer address management circuits, and memory systems including the same | |
| US7590003B2 (en) | Self-reference sense amplifier circuit and sensing method | |
| CN100505097C (zh) | 内容可寻址存储器件及其操作方法 | |
| JP2006079796A (ja) | 不揮発性半導体記憶装置および半導体記憶装置 | |
| EP3441973B1 (en) | Semiconductor storage device | |
| US9466359B2 (en) | Static random access memory and driving method thereof | |
| KR100308842B1 (ko) | 반도체메모리 | |
| US6845049B2 (en) | Semiconductor memory device including a delaying circuit capable of generating a delayed signal with a substantially constant delay time | |
| CN101727973B (zh) | 半导体存储器装置 | |
| US8369162B2 (en) | Input-output line sense amplifier having adjustable output drive capability | |
| JP2009507315A (ja) | 改良された消去/プログラム/ベリファイ動作のための回路を分割する高度なメインビット線を有するメモリアーキテクチャ | |
| US7355890B1 (en) | Content addressable memory (CAM) devices having NAND-type compare circuits | |
| US7085184B1 (en) | Delayed bitline leakage compensation circuit for memory devices | |
| US5973975A (en) | Method and circuit for sharing sense amplifier drivers | |
| TWI874478B (zh) | 字線驅動裝置 | |
| US6876571B1 (en) | Static random access memory having leakage reduction circuit | |
| US8374041B2 (en) | Transfer circuit, nonvolatile semiconductor device using the same, and transfer method of the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100514 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101014 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20101014 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120522 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20120614 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120614 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120712 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120731 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120808 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5064171 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150817 Year of fee payment: 3 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |