JP5021302B2 - 半導体チップの製造方法 - Google Patents
半導体チップの製造方法 Download PDFInfo
- Publication number
- JP5021302B2 JP5021302B2 JP2006515689A JP2006515689A JP5021302B2 JP 5021302 B2 JP5021302 B2 JP 5021302B2 JP 2006515689 A JP2006515689 A JP 2006515689A JP 2006515689 A JP2006515689 A JP 2006515689A JP 5021302 B2 JP5021302 B2 JP 5021302B2
- Authority
- JP
- Japan
- Prior art keywords
- auxiliary support
- wafer
- semiconductor
- substrate wafer
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 103
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 239000000758 substrate Substances 0.000 claims description 64
- 238000000034 method Methods 0.000 claims description 45
- 239000000463 material Substances 0.000 claims description 27
- 238000000926 separation method Methods 0.000 claims description 23
- 238000000151 deposition Methods 0.000 claims description 11
- 230000008021 deposition Effects 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 5
- 238000002161 passivation Methods 0.000 claims description 5
- 238000005468 ion implantation Methods 0.000 claims description 4
- 229910052594 sapphire Inorganic materials 0.000 claims description 4
- 239000010980 sapphire Substances 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 229910052739 hydrogen Inorganic materials 0.000 claims description 3
- 239000001257 hydrogen Substances 0.000 claims description 3
- 238000005498 polishing Methods 0.000 claims description 3
- 235000012431 wafers Nutrition 0.000 description 87
- 239000010410 layer Substances 0.000 description 54
- 150000001875 compounds Chemical class 0.000 description 6
- 230000007547 defect Effects 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000002356 single layer Substances 0.000 description 4
- 239000010409 thin film Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000005670 electromagnetic radiation Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- 238000004943 liquid phase epitaxy Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/40—Removing material taking account of the properties of the material involved
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/57—Working by transmitting the laser beam through or within the workpiece the laser beam entering a face of the workpiece from which it is transmitted through the workpiece material to work on a different workpiece face, e.g. for effecting removal, fusion splicing, modifying or reforming
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/028—Coatings ; Treatment of the laser facets, e.g. etching, passivation layers or reflecting layers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/16—Composite materials, e.g. fibre reinforced
- B23K2103/166—Multilayered materials
- B23K2103/172—Multilayered materials wherein at least one of the layers is non-metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Mechanical Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Recrystallisation Techniques (AREA)
- Led Devices (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
Description
窒化物−III−V族化合物半導体をベースとするビーム放射型半導体構造、殊にGaN半導体材料をベースにしたビーム放射型半導体構造の内部効率の上昇に対する主要な前提条件の1つは、窒化物半導体材料における欠陥密度の低減である。これについて最も期待されている手法は、例えばそのつどエピタキシャル成長されたビーム放射型半導体構造のような同じ材料系からなる成長面の提供である。大抵のケースでは、相応の基板の入手が困難であり、その上高い技術コストをかけなければ製造不能であり、それ故に通常利用されている代替基板、例えばGaNベースのビーム放射型半導体構造に対するSiC基板やサファイア基板などに比べて著しいコスト高となる。
図1a〜iは、本発明による方法の第1実施例を概略的に表わしたものであり、
図2a〜hは、本発明による方法の第2実施例を概略的に表わしたものである。
本発明による方法の第1実施例では、窒化物−III/V族−化合物半導体材料をベースに複数の発光ダイオードチップが製造されている。
Claims (16)
- それぞれ少なくとも1つのエピタキシャル成長によって製造される機能的な半導体積層部(51)を有している、複数の半導体チップ(20)の製造方法において、
成長基板ウエハ(1)を設けるステップと、該成長基板ウエハ(1)は、半導体層列(5)がそれを機能的な半導体積層部(51)に対するベースとしているように、格子パラメータに関して同じか若しくは類似の半導体材料系からなる半導体材料を含み、
前記成長基板ウエハ(1)の主平面(100)に対して平行に存在する分離ゾーン(4)を、イオン打込みによって当該成長基板ウエハ(1)内に形成するステップと、
前記成長基板ウエハ(1)に補助支持体ウエハ(2)を接合するステップと、
前記分離ゾーン(4)の層から成長基板ウエハ(1)の補助支持体ウエハ(2)とは反対側部分(11)を当該分離ゾーン(4)に沿って分離させるステップと、
前記補助支持体ウエハ(2)上に残った成長基板ウエハの残留部分(12)上に、後続の半導体層列(5)のエピタキシャル成長のための成長面(121)を形成するステップと、
前記成長面(121)上に半導体層列(5)をエピタキシャル成長させるステップと、
前記半導体層列(5)上にチップ基板ウエハ(7)を被着するステップと、
前記補助支持体ウエハ(2)を、レーザー剥離技法を用いて半導体層列(5)ないしは半導体積層部(51)から分離するステップと、
前記半導体層列(5)とチップ基板ウエハ(7)の接続部を、相互に分離された半導体チップ(20)に個別化するステップとを含んでいることを特徴とする方法。 - チップ基板ウエハ(7)の被着前に、半導体層列(5)を、補助支持体ウエハ(2)上に相並んで配設されるエピタキシャル成長された複数の半導体積層部(51)に構造化する、請求項1記載の方法。
- エピタキシャル成長された半導体積層部(51)の少なくともエッジ部分に、少なくとも部分的に不動態化層(9)が設けられる、請求項2記載の方法。
- チップ基板ウエハ(7)の被着前に、エピタキシャル成長された半導体層列(5)に電気的なコンタクト層(6)が設けられる、請求項1から3いずれか1項記載の方法。
- 前記イオン打ち込みにおいて水素が用いられる、請求項1から4いずれか1項記載の方法。
- 分離ゾーン(4)の層から補助支持体ウエハ(2)とは反対側の成長基板ウエハ(1)の部分(11)が、当該分離ゾーン(4)に沿って熱的に切離される、請求項1から5いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、360nm以下の波長の電磁ビームに対して透過性である、請求項1から6いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、電磁ビームに対して透過性である、請求項1から7いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、その熱膨張係数に関して成長基板ウエハ(1)に適合化される、請求項1から8いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、多結晶である、請求項1から9いずれか1項記載の方法。
- 前記成長基板ウエハ(1)と補助支持体ウエハ(2)の間の接合部は、酸化ケイ素を介して作製される、請求項1から10いずれか1項記載の方法。
- 前記半導体層列(5)は、GaNをベースにした少なくとも1つの半導体層を含んでおり、前記成長基板ウエハ(1)の材料もGaNベースである、請求項1から11いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、サファイア及び/又はAlNからなっている、請求項12記載の方法。
- 前記半導体層列(5)のエピタキシャル成長に対し、エッチング及び/又は研磨を用いて成長面(121)が整えられる、請求項1から13いずれか1項記載の方法。
- 前記複数の半導体チップとして、ビーム発光型の複数の半導体チップ(20)が製造される、請求項1から14いずれか1項記載の方法。
- 前記補助支持体ウエハ(2)は、レーザービームに対して透過性である、請求項8から15いずれか1項記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10328543.1 | 2003-06-24 | ||
DE10328543 | 2003-06-24 | ||
PCT/DE2004/001329 WO2005004231A1 (de) | 2003-06-24 | 2004-06-24 | Verfahren zum herstellen von halbleiterchips |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007524224A JP2007524224A (ja) | 2007-08-23 |
JP5021302B2 true JP5021302B2 (ja) | 2012-09-05 |
Family
ID=33559742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006515689A Expired - Fee Related JP5021302B2 (ja) | 2003-06-24 | 2004-06-24 | 半導体チップの製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7329587B2 (ja) |
EP (1) | EP1636836A1 (ja) |
JP (1) | JP5021302B2 (ja) |
KR (1) | KR101178361B1 (ja) |
CN (1) | CN100492610C (ja) |
DE (2) | DE112004001619D2 (ja) |
TW (1) | TWI240434B (ja) |
WO (1) | WO2005004231A1 (ja) |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7083993B2 (en) | 2003-04-15 | 2006-08-01 | Luminus Devices, Inc. | Methods of making multi-layer light emitting devices |
US7667238B2 (en) | 2003-04-15 | 2010-02-23 | Luminus Devices, Inc. | Light emitting devices for liquid crystal displays |
US7166871B2 (en) | 2003-04-15 | 2007-01-23 | Luminus Devices, Inc. | Light emitting systems |
US7098589B2 (en) | 2003-04-15 | 2006-08-29 | Luminus Devices, Inc. | Light emitting devices with high light collimation |
US7211831B2 (en) | 2003-04-15 | 2007-05-01 | Luminus Devices, Inc. | Light emitting device with patterned surfaces |
US7417266B1 (en) | 2004-06-10 | 2008-08-26 | Qspeed Semiconductor Inc. | MOSFET having a JFET embedded as a body diode |
DE102004062290A1 (de) | 2004-12-23 | 2006-07-06 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Halbleiterchips |
EP1681712A1 (en) | 2005-01-13 | 2006-07-19 | S.O.I. Tec Silicon on Insulator Technologies S.A. | Method of producing substrates for optoelectronic applications |
US20070045640A1 (en) | 2005-08-23 | 2007-03-01 | Erchak Alexei A | Light emitting devices for liquid crystal displays |
KR101166922B1 (ko) * | 2005-05-27 | 2012-07-19 | 엘지이노텍 주식회사 | 발광 다이오드의 제조 방법 |
US7608471B2 (en) * | 2005-08-09 | 2009-10-27 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method and apparatus for integrating III-V semiconductor devices into silicon processes |
DE102005061346A1 (de) | 2005-09-30 | 2007-04-05 | Osram Opto Semiconductors Gmbh | Optoelektronischer Halbleiterchip |
CN101385145B (zh) * | 2006-01-05 | 2011-06-08 | 伊鲁米特克斯公司 | 用于引导来自led的光的分立光学装置 |
DE102006007293B4 (de) * | 2006-01-31 | 2023-04-06 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zum Herstellen eines Quasi-Substratwafers und ein unter Verwendung eines solchen Quasi-Substratwafers hergestellter Halbleiterkörper |
KR101259991B1 (ko) | 2006-03-24 | 2013-05-06 | 서울옵토디바이스주식회사 | 화합물 반도체 소자 제조 방법 |
DE102006061167A1 (de) * | 2006-04-25 | 2007-12-20 | Osram Opto Semiconductors Gmbh | Optoelektronisches Halbleiterbauelement |
US7885306B2 (en) * | 2006-06-30 | 2011-02-08 | Osram Opto Semiconductors Gmbh | Edge-emitting semiconductor laser chip |
JP5003033B2 (ja) * | 2006-06-30 | 2012-08-15 | 住友電気工業株式会社 | GaN薄膜貼り合わせ基板およびその製造方法、ならびにGaN系半導体デバイスおよびその製造方法 |
DE102006060410A1 (de) * | 2006-06-30 | 2008-01-03 | Osram Opto Semiconductors Gmbh | Kantenemittierender Halbleiterlaserchip |
DE102006032488B4 (de) * | 2006-07-13 | 2008-09-25 | Infineon Technologies Ag | Verfahren zur Bearbeitung von Wafern |
US20090275266A1 (en) * | 2006-10-02 | 2009-11-05 | Illumitex, Inc. | Optical device polishing |
US8087960B2 (en) * | 2006-10-02 | 2012-01-03 | Illumitex, Inc. | LED system and method |
DE102007030129A1 (de) | 2007-06-29 | 2009-01-02 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Mehrzahl optoelektronischer Bauelemente und optoelektronisches Bauelement |
KR20100122485A (ko) * | 2008-02-08 | 2010-11-22 | 일루미텍스, 인크. | 발광체층 쉐이핑을 위한 시스템 및 방법 |
DE102008009108A1 (de) * | 2008-02-14 | 2009-08-20 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Halbleiterlasers sowie Halbleiterlaser |
CN102106001B (zh) * | 2008-04-02 | 2014-02-12 | 宋俊午 | 发光器件及其制造方法 |
US8182633B2 (en) | 2008-04-29 | 2012-05-22 | Samsung Electronics Co., Ltd. | Method of fabricating a flexible display device |
KR101458901B1 (ko) | 2008-04-29 | 2014-11-10 | 삼성디스플레이 주식회사 | 가요성 표시 장치의 제조 방법 |
KR100969159B1 (ko) * | 2008-07-09 | 2010-07-08 | 주식회사 실트론 | 질화물 반도체 기판의 제조 방법 |
TW201034256A (en) * | 2008-12-11 | 2010-09-16 | Illumitex Inc | Systems and methods for packaging light-emitting diode devices |
JP2010165927A (ja) * | 2009-01-16 | 2010-07-29 | Sumitomo Electric Ind Ltd | 発光素子用基板 |
TWI396307B (zh) * | 2009-02-05 | 2013-05-11 | Huga Optotech Inc | 發光二極體 |
US8198172B2 (en) * | 2009-02-25 | 2012-06-12 | Micron Technology, Inc. | Methods of forming integrated circuits using donor and acceptor substrates |
US8449128B2 (en) * | 2009-08-20 | 2013-05-28 | Illumitex, Inc. | System and method for a lens and phosphor layer |
US8585253B2 (en) | 2009-08-20 | 2013-11-19 | Illumitex, Inc. | System and method for color mixing lens array |
WO2011069242A1 (en) * | 2009-12-09 | 2011-06-16 | Cooledge Lighting Inc. | Semiconductor dice transfer-enabling apparatus and method for manufacturing transfer-enabling apparatus |
US20110151588A1 (en) * | 2009-12-17 | 2011-06-23 | Cooledge Lighting, Inc. | Method and magnetic transfer stamp for transferring semiconductor dice using magnetic transfer printing techniques |
US8334152B2 (en) * | 2009-12-18 | 2012-12-18 | Cooledge Lighting, Inc. | Method of manufacturing transferable elements incorporating radiation enabled lift off for allowing transfer from host substrate |
FR2967813B1 (fr) | 2010-11-18 | 2013-10-04 | Soitec Silicon On Insulator | Procédé de réalisation d'une structure a couche métallique enterrée |
US8466046B2 (en) * | 2011-03-01 | 2013-06-18 | Infineon Technologies Ag | Method for fabricating a porous semiconductor body region |
DE102011015725B4 (de) * | 2011-03-31 | 2022-10-06 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zum Vereinzeln eines Bauelementverbunds |
JP2012230969A (ja) * | 2011-04-25 | 2012-11-22 | Sumitomo Electric Ind Ltd | GaN系半導体デバイスの製造方法 |
DE102011113775B9 (de) | 2011-09-19 | 2021-10-21 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zur Herstellung eines optoelektronischen Bauelements |
US8633094B2 (en) | 2011-12-01 | 2014-01-21 | Power Integrations, Inc. | GaN high voltage HFET with passivation plus gate dielectric multilayer structure |
US8940620B2 (en) * | 2011-12-15 | 2015-01-27 | Power Integrations, Inc. | Composite wafer for fabrication of semiconductor devices |
KR101847941B1 (ko) | 2012-02-08 | 2018-04-11 | 삼성전자주식회사 | 반도체 발광소자 및 그 제조방법 |
JP6024239B2 (ja) * | 2012-06-29 | 2016-11-09 | 株式会社豊田自動織機 | 半導体装置の製造方法 |
DE102012111358A1 (de) * | 2012-11-23 | 2014-05-28 | Osram Opto Semiconductors Gmbh | Verfahren zum Vereinzeln eines Verbundes in Halbleiterchips und Halbleiterchip |
DE102013100711B4 (de) * | 2013-01-24 | 2021-07-01 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Verfahren zur Herstellung einer Vielzahl optoelektronischer Bauelemente |
US8928037B2 (en) | 2013-02-28 | 2015-01-06 | Power Integrations, Inc. | Heterostructure power transistor with AlSiN passivation layer |
DE102014116276A1 (de) * | 2014-11-07 | 2016-05-12 | Osram Opto Semiconductors Gmbh | Epitaxie-Wafer, Bauelement und Verfahren zur Herstellung eines Epitaxie-Wafers und eines Bauelements |
DE102015100686A1 (de) * | 2015-01-19 | 2016-07-21 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Mehrzahl von Halbleiterchips und Halbleiterchip |
DE102015107590A1 (de) * | 2015-05-13 | 2016-11-17 | Osram Opto Semiconductors Gmbh | Verfahren zur Verspiegelung von Mantelflächen von optischen Bauelementen für die Verwendung in optoelektronischen Halbleiterkörpern und oberflächenmontierbarer optoelektronischer Halbleiterkörper |
US10014271B2 (en) * | 2015-11-20 | 2018-07-03 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method of manufacturing the same |
DE102015121056A1 (de) | 2015-12-03 | 2017-06-08 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Mehrzahl von Bauelementen und Bauelement |
DE102017205635A1 (de) | 2017-04-03 | 2018-10-04 | 3D-Micromac Ag | Verfahren und Fertigungssystem zur Herstellung mikroelektronischer Komponenten mit Schichtaufbau |
DE102018104785A1 (de) | 2018-03-02 | 2019-09-05 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung einer Mehrzahl von transferierbaren Bauteilen und Bauteilverbund aus Bauteilen |
US11342479B2 (en) | 2018-09-11 | 2022-05-24 | Facebook Technologies, Llc | Reducing bowing of materials before wafer-to-wafer bonding for LED manufacturing |
US11056611B2 (en) | 2018-09-11 | 2021-07-06 | Facebook Technologies, Llc | Mesa formation for wafer-to-wafer bonding |
US11145786B2 (en) | 2018-09-11 | 2021-10-12 | Facebook Technologies, Llc | Methods for wafer-to-wafer bonding |
WO2024096487A1 (ko) * | 2022-10-31 | 2024-05-10 | 웨이브로드 주식회사 | 반도체 성장용 템플릿을 이용한 반도체 소자 제조 방법 |
KR102601702B1 (ko) * | 2022-10-31 | 2023-11-13 | 웨이브로드 주식회사 | 반도체 성장용 템플릿을 이용한 반도체 발광 소자 제조 방법 |
KR102649711B1 (ko) * | 2022-12-02 | 2024-03-20 | 웨이브로드 주식회사 | 초박형 반도체 다이의 제조 방법 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2681472B1 (fr) | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
JP3409958B2 (ja) | 1995-12-15 | 2003-05-26 | 株式会社東芝 | 半導体発光素子 |
FR2747506B1 (fr) | 1996-04-11 | 1998-05-15 | Commissariat Energie Atomique | Procede d'obtention d'un film mince de materiau semiconducteur comprenant notamment des composants electroniques |
DE19640594B4 (de) | 1996-10-01 | 2016-08-04 | Osram Gmbh | Bauelement |
US6033974A (en) | 1997-05-12 | 2000-03-07 | Silicon Genesis Corporation | Method for controlled cleaving process |
DE19959182A1 (de) | 1999-12-08 | 2001-06-28 | Max Planck Gesellschaft | Verfahren zum Herstellen eines optoelektronischen Bauelements |
DE10051465A1 (de) | 2000-10-17 | 2002-05-02 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Halbleiterbauelements auf GaN-Basis |
JP3910010B2 (ja) | 2000-09-12 | 2007-04-25 | エス ケー シー 株式會社 | 有機電界発光素子 |
FR2816445B1 (fr) | 2000-11-06 | 2003-07-25 | Commissariat Energie Atomique | Procede de fabrication d'une structure empilee comprenant une couche mince adherant a un substrat cible |
FR2817394B1 (fr) | 2000-11-27 | 2003-10-31 | Soitec Silicon On Insulator | Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede |
US6589857B2 (en) | 2001-03-23 | 2003-07-08 | Matsushita Electric Industrial Co., Ltd. | Manufacturing method of semiconductor film |
US7932111B2 (en) * | 2005-02-23 | 2011-04-26 | Cree, Inc. | Substrate removal process for high light extraction LEDs |
US7341878B2 (en) * | 2005-03-14 | 2008-03-11 | Philips Lumileds Lighting Company, Llc | Wavelength-converted semiconductor light emitting device |
-
2004
- 2004-06-16 TW TW093117312A patent/TWI240434B/zh not_active IP Right Cessation
- 2004-06-24 EP EP04738778A patent/EP1636836A1/de not_active Ceased
- 2004-06-24 DE DE112004001619T patent/DE112004001619D2/de not_active Expired - Fee Related
- 2004-06-24 WO PCT/DE2004/001329 patent/WO2005004231A1/de active Application Filing
- 2004-06-24 DE DE102004030603A patent/DE102004030603A1/de not_active Ceased
- 2004-06-24 KR KR1020057024742A patent/KR101178361B1/ko active IP Right Grant
- 2004-06-24 CN CNB2004800178916A patent/CN100492610C/zh not_active Expired - Fee Related
- 2004-06-24 US US10/561,255 patent/US7329587B2/en not_active Expired - Fee Related
- 2004-06-24 JP JP2006515689A patent/JP5021302B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP1636836A1 (de) | 2006-03-22 |
KR101178361B1 (ko) | 2012-08-29 |
US20060211159A1 (en) | 2006-09-21 |
CN100492610C (zh) | 2009-05-27 |
WO2005004231A1 (de) | 2005-01-13 |
JP2007524224A (ja) | 2007-08-23 |
DE102004030603A1 (de) | 2005-02-10 |
TWI240434B (en) | 2005-09-21 |
DE112004001619D2 (de) | 2006-08-10 |
US7329587B2 (en) | 2008-02-12 |
TW200501462A (en) | 2005-01-01 |
CN1813347A (zh) | 2006-08-02 |
KR20060061305A (ko) | 2006-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5021302B2 (ja) | 半導体チップの製造方法 | |
JP5074396B2 (ja) | 半導体ウエハの横方向分断のための方法及びオプトエレクトロニクス構成素子 | |
JP4177097B2 (ja) | Iii−v窒化物半導体ベースの放射線を発する半導体チップを製造する方法および放射線を発する半導体チップ | |
US6607931B2 (en) | Method of producing an optically transparent substrate and method of producing a light-emitting semiconductor chip | |
US9991414B2 (en) | Method of forming a composite substrate | |
JP3525061B2 (ja) | 半導体発光素子の製造方法 | |
JP4458116B2 (ja) | エピタキシャル層成長用iii族窒化物半導体層貼り合わせ基板および半導体デバイス | |
US7205578B2 (en) | Semiconductor component which emits radiation, and method for producing the same | |
EP1873817B1 (en) | Substrate having thin film of GaN joined thereon and method of fabricating the same | |
US8932891B2 (en) | Method for manufacturing nitride based single crystal substrate and method for manufacturing nitride based semiconductor device | |
US20060202211A1 (en) | Method for fabricating light-emitting device utilizing substrate transfer by laser decomposition | |
JP2007073986A (ja) | GaNベースの半導体デバイスを製造する方法 | |
JP4980616B2 (ja) | 半導体チップを製作するための方法 | |
JP2007067418A (ja) | 二重ヘテロ構造の発光領域を有するiii族窒化物発光デバイス | |
JP2009105123A (ja) | 発光ダイオードおよびその製造方法 | |
TWI405354B (zh) | 半導體結構及發光二極體 | |
EP2636075A1 (en) | Iii-nitride layer grown on a substrate | |
JP4834920B2 (ja) | 半導体素子の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20101228 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110217 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110218 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110518 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110525 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110620 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110720 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20111020 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111031 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20111110 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111118 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111222 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120321 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120328 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120420 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120516 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120614 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5021302 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150622 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |