JP4896416B2 - 半導体装置の作製方法 - Google Patents
半導体装置の作製方法 Download PDFInfo
- Publication number
- JP4896416B2 JP4896416B2 JP2005061959A JP2005061959A JP4896416B2 JP 4896416 B2 JP4896416 B2 JP 4896416B2 JP 2005061959 A JP2005061959 A JP 2005061959A JP 2005061959 A JP2005061959 A JP 2005061959A JP 4896416 B2 JP4896416 B2 JP 4896416B2
- Authority
- JP
- Japan
- Prior art keywords
- gate electrode
- transistor
- insulating film
- film
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005061959A JP4896416B2 (ja) | 2004-03-08 | 2005-03-07 | 半導体装置の作製方法 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004063901 | 2004-03-08 | ||
JP2004063901 | 2004-03-08 | ||
JP2005061959A JP4896416B2 (ja) | 2004-03-08 | 2005-03-07 | 半導体装置の作製方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2005294814A JP2005294814A (ja) | 2005-10-20 |
JP2005294814A5 JP2005294814A5 (enrdf_load_stackoverflow) | 2008-03-27 |
JP4896416B2 true JP4896416B2 (ja) | 2012-03-14 |
Family
ID=35327350
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005061959A Expired - Fee Related JP4896416B2 (ja) | 2004-03-08 | 2005-03-07 | 半導体装置の作製方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4896416B2 (enrdf_load_stackoverflow) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI411095B (zh) | 2005-09-29 | 2013-10-01 | Semiconductor Energy Lab | 記憶裝置 |
WO2007077850A1 (en) * | 2005-12-27 | 2007-07-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP5164405B2 (ja) * | 2006-03-21 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 不揮発性半導体記憶装置 |
TWI416738B (zh) | 2006-03-21 | 2013-11-21 | Semiconductor Energy Lab | 非揮發性半導體記憶體裝置 |
JP5164404B2 (ja) * | 2006-03-21 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 不揮発性半導体記憶装置 |
JP2007294911A (ja) * | 2006-03-31 | 2007-11-08 | Semiconductor Energy Lab Co Ltd | 不揮発性半導体記憶装置 |
US8629490B2 (en) | 2006-03-31 | 2014-01-14 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device with floating gate electrode and control gate electrode |
JP5483659B2 (ja) * | 2006-03-31 | 2014-05-07 | 株式会社半導体エネルギー研究所 | 半導体装置 |
WO2007138754A1 (ja) * | 2006-05-31 | 2007-12-06 | Sharp Kabushiki Kaisha | 半導体装置、その製造方法、及び、表示装置 |
KR100843887B1 (ko) * | 2006-06-02 | 2008-07-03 | 주식회사 하이닉스반도체 | 집적회로 및 그 정보 기록 방법 |
US8581260B2 (en) | 2007-02-22 | 2013-11-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including a memory |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2873276B2 (ja) * | 1995-11-08 | 1999-03-24 | エルジイ・セミコン・カンパニイ・リミテッド | 浮遊ゲートを有する半導体素子の製造方法 |
JPH1187545A (ja) * | 1997-07-08 | 1999-03-30 | Sony Corp | 半導体不揮発性記憶装置およびその製造方法 |
EP1157419A1 (en) * | 1999-12-21 | 2001-11-28 | Koninklijke Philips Electronics N.V. | Non-volatile memory cells and periphery |
JP2003249579A (ja) * | 2003-02-10 | 2003-09-05 | Toshiba Corp | 不揮発性半導体記憶装置およびその製造方法 |
-
2005
- 2005-03-07 JP JP2005061959A patent/JP4896416B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2005294814A (ja) | 2005-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10896931B1 (en) | 3D semiconductor device and structure | |
US7972935B2 (en) | Method for manufacturing semiconductor device | |
US7709883B2 (en) | Nonvolatile semiconductor memory device | |
US7652321B2 (en) | Semiconductor device and manufacturing method of the same | |
JP4896416B2 (ja) | 半導体装置の作製方法 | |
US10366970B2 (en) | 3D semiconductor device and structure | |
KR20030078075A (ko) | 초박형 수직 바디 트랜지스터를 갖는 프로그래밍 가능한메모리 어드레스 및 디코드 회로 | |
JP4839904B2 (ja) | 半導体装置、集積回路、及び電子機器 | |
US8569170B2 (en) | Manufacturing method of semiconductor device comprising silicide layer with varied thickness | |
US11462586B1 (en) | Method to produce 3D semiconductor devices and structures with memory | |
CN1832176B (zh) | 半导体器件及其操作方法 | |
US11335731B1 (en) | 3D semiconductor device and structure with transistors | |
US12015026B2 (en) | Methods of forming circuit-protection devices | |
US8872251B2 (en) | Nonvolatile semiconductor memory device and manufacturing method thereof | |
US11315980B1 (en) | 3D semiconductor device and structure with transistors | |
US10290682B2 (en) | 3D IC semiconductor device and structure with stacked memory | |
JP2007250862A (ja) | 半導体装置、集積回路、及び電子機器 | |
US11257867B1 (en) | 3D semiconductor device and structure with oxide bonds | |
JP2013239516A (ja) | 半導体装置およびその製造方法 | |
US20210143217A1 (en) | 3d semiconductor device and structure | |
US11469271B2 (en) | Method to produce 3D semiconductor devices and structures with memory | |
US10825864B2 (en) | 3D semiconductor device and structure | |
US20240290717A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2008177327A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080212 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080212 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100831 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110913 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111020 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20111220 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20111221 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150106 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150106 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |