JP4855757B2 - カーボンナノチューブパッド及び電子デバイス - Google Patents
カーボンナノチューブパッド及び電子デバイス Download PDFInfo
- Publication number
- JP4855757B2 JP4855757B2 JP2005303944A JP2005303944A JP4855757B2 JP 4855757 B2 JP4855757 B2 JP 4855757B2 JP 2005303944 A JP2005303944 A JP 2005303944A JP 2005303944 A JP2005303944 A JP 2005303944A JP 4855757 B2 JP4855757 B2 JP 4855757B2
- Authority
- JP
- Japan
- Prior art keywords
- carbon nanotube
- pad
- layer
- probe
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005303944A JP4855757B2 (ja) | 2005-10-19 | 2005-10-19 | カーボンナノチューブパッド及び電子デバイス |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005303944A JP4855757B2 (ja) | 2005-10-19 | 2005-10-19 | カーボンナノチューブパッド及び電子デバイス |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007115798A JP2007115798A (ja) | 2007-05-10 |
| JP2007115798A5 JP2007115798A5 (enExample) | 2008-09-11 |
| JP4855757B2 true JP4855757B2 (ja) | 2012-01-18 |
Family
ID=38097732
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005303944A Expired - Fee Related JP4855757B2 (ja) | 2005-10-19 | 2005-10-19 | カーボンナノチューブパッド及び電子デバイス |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4855757B2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7713858B2 (en) * | 2006-03-31 | 2010-05-11 | Intel Corporation | Carbon nanotube-solder composite structures for interconnects, process of making same, packages containing same, and systems containing same |
| JP4635030B2 (ja) * | 2007-07-30 | 2011-02-16 | 株式会社東芝 | 構造体、電子装置及び構造体の形成方法 |
| JP4896840B2 (ja) * | 2007-09-03 | 2012-03-14 | Smk株式会社 | 微細コネクタコンタクトの製造方法 |
| EP2197782B1 (en) * | 2007-09-12 | 2020-03-04 | Smoltek AB | Connecting and bonding adjacent layers with nanostructures |
| US8350160B2 (en) | 2008-08-25 | 2013-01-08 | Kabushiki Kaisha Toshiba | Structure, electronic device, and method for fabricating a structure |
| JP5649494B2 (ja) * | 2011-03-24 | 2015-01-07 | 株式会社東芝 | 半導体基板、その製造方法、および電子装置 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002082130A (ja) * | 2000-09-06 | 2002-03-22 | Hitachi Ltd | 半導体素子検査装置及びその製造方法 |
| JP4212258B2 (ja) * | 2001-05-02 | 2009-01-21 | 富士通株式会社 | 集積回路装置及び集積回路装置製造方法 |
| JP3948377B2 (ja) * | 2002-09-12 | 2007-07-25 | 株式会社豊田中央研究所 | 圧接型半導体装置 |
| US7518247B2 (en) * | 2002-11-29 | 2009-04-14 | Nec Corporation | Semiconductor device and its manufacturing method |
| JP4689218B2 (ja) * | 2003-09-12 | 2011-05-25 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP4723195B2 (ja) * | 2004-03-05 | 2011-07-13 | 株式会社オクテック | プローブの製造方法 |
| JP2005272271A (ja) * | 2004-03-26 | 2005-10-06 | Nippon Telegr & Teleph Corp <Ntt> | カーボンナノチューブの製造方法及び半導体装置の製造方法 |
-
2005
- 2005-10-19 JP JP2005303944A patent/JP4855757B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2007115798A (ja) | 2007-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4212258B2 (ja) | 集積回路装置及び集積回路装置製造方法 | |
| US7301779B2 (en) | Electronic chip and electronic chip assembly | |
| US8680677B2 (en) | Carbon nanotube-based conductive connections for integrated circuit devices | |
| JP6149077B2 (ja) | ナノ構造体による隣接層の接続および接合 | |
| KR101051351B1 (ko) | 시트 형상 구조체와 그 제조 방법, 및 전자 기기와 그 제조방법 | |
| US7830009B2 (en) | Semiconductor package and method of manufacturing the same | |
| US8743546B2 (en) | Sheet structure and method of manufacturing the same | |
| KR101638463B1 (ko) | 나노구조 프로세싱을 위한 도전성 보조층의 증착과 선택적 제거 | |
| US7524731B2 (en) | Process of forming an electronic device including an inductor | |
| CN100373569C (zh) | 加强焊盘结构及形成加强焊盘结构的方法 | |
| JP5013116B2 (ja) | シート状構造体及びその製造方法並びに電子機器 | |
| US6909188B2 (en) | Semiconductor device and manufacturing method thereof | |
| JP5526457B2 (ja) | 炭素細長構造束状体、その製造方法および電子素子 | |
| JP4855757B2 (ja) | カーボンナノチューブパッド及び電子デバイス | |
| KR101111127B1 (ko) | 시트 형상 구조체와 그 제조 방법 및 전자기기 | |
| CN100583426C (zh) | 半导体器件及其制造方法 | |
| US20080017981A1 (en) | Compliant Bumps for Integrated Circuits Using Carbon Nanotubes | |
| US6509634B1 (en) | Chip mounting structure having adhesive conductor | |
| JPH08330469A (ja) | 半導体装置用配線基板およびその製造方法 | |
| JP2004185985A (ja) | 電気伝導線 | |
| JPH10132854A (ja) | コンタクタ及びコンタクタの形成方法 | |
| TWI585030B (zh) | 於電子裝置中線跡上塗覆奈米線的技術 | |
| JP2005251831A (ja) | 半導体素子電極パッド構造 | |
| KR20140079625A (ko) | 반도체 패키지 및 제조 방법 | |
| JP2009099617A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080725 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080725 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110608 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110614 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110713 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110809 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20110915 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111005 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20111025 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20111027 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20141104 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4855757 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |