JP4836465B2 - 薄膜集積回路の作製方法及び薄膜集積回路用素子基板 - Google Patents

薄膜集積回路の作製方法及び薄膜集積回路用素子基板 Download PDF

Info

Publication number
JP4836465B2
JP4836465B2 JP2005024322A JP2005024322A JP4836465B2 JP 4836465 B2 JP4836465 B2 JP 4836465B2 JP 2005024322 A JP2005024322 A JP 2005024322A JP 2005024322 A JP2005024322 A JP 2005024322A JP 4836465 B2 JP4836465 B2 JP 4836465B2
Authority
JP
Japan
Prior art keywords
thin film
film integrated
antenna
substrate
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005024322A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005252242A5 (enExample
JP2005252242A (ja
Inventor
舜平 山崎
浩二 大力
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2005024322A priority Critical patent/JP4836465B2/ja
Publication of JP2005252242A publication Critical patent/JP2005252242A/ja
Publication of JP2005252242A5 publication Critical patent/JP2005252242A5/ja
Application granted granted Critical
Publication of JP4836465B2 publication Critical patent/JP4836465B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Thin Film Transistor (AREA)
JP2005024322A 2004-02-06 2005-01-31 薄膜集積回路の作製方法及び薄膜集積回路用素子基板 Expired - Fee Related JP4836465B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005024322A JP4836465B2 (ja) 2004-02-06 2005-01-31 薄膜集積回路の作製方法及び薄膜集積回路用素子基板

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2004031064 2004-02-06
JP2004031064 2004-02-06
JP2005024322A JP4836465B2 (ja) 2004-02-06 2005-01-31 薄膜集積回路の作製方法及び薄膜集積回路用素子基板

Publications (3)

Publication Number Publication Date
JP2005252242A JP2005252242A (ja) 2005-09-15
JP2005252242A5 JP2005252242A5 (enExample) 2008-01-17
JP4836465B2 true JP4836465B2 (ja) 2011-12-14

Family

ID=35032389

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005024322A Expired - Fee Related JP4836465B2 (ja) 2004-02-06 2005-01-31 薄膜集積回路の作製方法及び薄膜集積回路用素子基板

Country Status (1)

Country Link
JP (1) JP4836465B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8178958B2 (en) 2004-10-19 2012-05-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having antenna and method for manufacturing thereof
CN101278398B (zh) 2005-09-30 2010-09-29 株式会社半导体能源研究所 半导体器件的制造方法
JP5063066B2 (ja) * 2005-09-30 2012-10-31 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2007128433A (ja) * 2005-11-07 2007-05-24 Philtech Inc Ｒｆパウダーとその製造方法
KR101319468B1 (ko) * 2005-12-02 2013-10-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체장치의 제조방법
JP5132135B2 (ja) * 2005-12-02 2013-01-30 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2007241999A (ja) * 2006-02-08 2007-09-20 Semiconductor Energy Lab Co Ltd 半導体装置
JP4163250B2 (ja) * 2006-03-10 2008-10-08 松下電器産業株式会社 異方性形状部材のマウント方法
US8188924B2 (en) 2008-05-22 2012-05-29 Philtech Inc. RF powder and method for manufacturing the same
US8154456B2 (en) 2008-05-22 2012-04-10 Philtech Inc. RF powder-containing base
JP5006429B2 (ja) * 2010-06-11 2012-08-22 トレックス・セミコンダクター株式会社 半導体センサー装置およびその製造方法
US11020757B2 (en) 2016-07-28 2021-06-01 Hitachi Systems, Ltd. Rotary atomizing head, rotary atomizing head managing system, and rotary atomizing head managing method

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4748859B2 (ja) * 2000-01-17 2011-08-17 株式会社半導体エネルギー研究所 発光装置の作製方法
JP2002353235A (ja) * 2001-05-23 2002-12-06 Matsushita Electric Ind Co Ltd アクティブマトリクス基板とそれを用いた表示装置およびその製造方法
EP1455394B1 (en) * 2001-07-24 2018-04-11 Samsung Electronics Co., Ltd. Transfer method
JP2003318133A (ja) * 2002-04-22 2003-11-07 Seiko Epson Corp 膜パターンの形成方法、膜パターン形成装置、導電膜配線、半導体チップの実装構造、半導体装置、発光装置、電気光学装置、電子機器、並びに非接触型カード媒体

Also Published As

Publication number Publication date
JP2005252242A (ja) 2005-09-15

Similar Documents

Publication Publication Date Title
KR101153470B1 (ko) 박막 집적회로 제작방법 및 소자 기판
US8685835B2 (en) Method for manufacturing thin film integrated circuit, and element substrate
KR101219748B1 (ko) 박막 집적회로 제작방법
US7465647B2 (en) Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
WO2005057658A1 (en) Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device
JP2005252242A (ja) 薄膜集積回路の作製方法、及び素子基板
JP5030388B2 (ja) 薄膜集積回路の作製方法
JP5041681B2 (ja) 半導体装置の作製方法
JP4841807B2 (ja) 薄膜集積回路及び薄型半導体装置
JP4989854B2 (ja) 半導体装置の作製方法
JP4731919B2 (ja) フィルム状物品
JP5072217B2 (ja) 半導体装置の作製方法
JP5352045B2 (ja) 集積回路装置の作製方法
JP2005252232A (ja) 有価証券並びにチップ搭載物、及びそれらの作製方法
JP2005322221A (ja) 商品管理システム

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071126

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071126

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110909

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110920

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110927

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141007

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141007

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees