JP4830807B2 - 電子装置 - Google Patents

電子装置 Download PDF

Info

Publication number
JP4830807B2
JP4830807B2 JP2006315321A JP2006315321A JP4830807B2 JP 4830807 B2 JP4830807 B2 JP 4830807B2 JP 2006315321 A JP2006315321 A JP 2006315321A JP 2006315321 A JP2006315321 A JP 2006315321A JP 4830807 B2 JP4830807 B2 JP 4830807B2
Authority
JP
Japan
Prior art keywords
heat
circuit board
heat sink
housing
electronic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006315321A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008130879A5 (enExample
JP2008130879A (ja
Inventor
宣正 半田
良一 奥田
岳史 石川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Priority to JP2006315321A priority Critical patent/JP4830807B2/ja
Publication of JP2008130879A publication Critical patent/JP2008130879A/ja
Publication of JP2008130879A5 publication Critical patent/JP2008130879A5/ja
Application granted granted Critical
Publication of JP4830807B2 publication Critical patent/JP4830807B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)
JP2006315321A 2006-11-22 2006-11-22 電子装置 Expired - Fee Related JP4830807B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006315321A JP4830807B2 (ja) 2006-11-22 2006-11-22 電子装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006315321A JP4830807B2 (ja) 2006-11-22 2006-11-22 電子装置

Publications (3)

Publication Number Publication Date
JP2008130879A JP2008130879A (ja) 2008-06-05
JP2008130879A5 JP2008130879A5 (enExample) 2009-12-24
JP4830807B2 true JP4830807B2 (ja) 2011-12-07

Family

ID=39556400

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006315321A Expired - Fee Related JP4830807B2 (ja) 2006-11-22 2006-11-22 電子装置

Country Status (1)

Country Link
JP (1) JP4830807B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5168175B2 (ja) * 2009-02-04 2013-03-21 日立電線株式会社 光伝送モジュール
JP2014154688A (ja) * 2013-02-07 2014-08-25 Denso Corp 半導体装置およびその製造方法
JP5974988B2 (ja) 2013-06-21 2016-08-23 株式会社デンソー 電子装置
JP7531718B2 (ja) 2021-07-26 2024-08-09 三菱電機株式会社 電子装置及び電動パワーステアリング装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5138523A (en) * 1991-10-18 1992-08-11 International Business Machines Corporation Digitizer tablet having cooling apparatus with base and integrated heat sink
JP3652102B2 (ja) * 1998-02-27 2005-05-25 京セラ株式会社 電子回路モジュール
JP4407067B2 (ja) * 2001-03-14 2010-02-03 株式会社デンソー 電子装置
JP4434055B2 (ja) * 2005-03-23 2010-03-17 株式会社明電舎 電子機器ユニットの冷却構造
JP4593416B2 (ja) * 2005-09-22 2010-12-08 株式会社デンソー 電子制御装置

Also Published As

Publication number Publication date
JP2008130879A (ja) 2008-06-05

Similar Documents

Publication Publication Date Title
JP4634497B2 (ja) 電力用半導体モジュール
EP1995439B1 (en) Engine control unit
KR101444550B1 (ko) 반도체 모듈
JP2006073651A (ja) 半導体装置
JP2014036033A (ja) 半導体装置
CN103515364A (zh) 电源模块封装和用于制造电源模块封装的方法
JP2014199829A (ja) 半導体モジュール及びそれを搭載したインバータ
WO2012127696A1 (ja) パワー半導体モジュール及びパワーユニット装置
JPWO2019146402A1 (ja) 電力変換装置及び電力変換装置の製造方法
US20140110833A1 (en) Power module package
CN104066291A (zh) 外壳及具有该外壳的电源模块
JP5169800B2 (ja) 電子装置
WO2014203521A1 (ja) 電子装置
WO2004112129A1 (ja) 電子装置
EP1796163B1 (en) Semiconductor device and electronic control unit using the same
CN103180942B (zh) 半导体模块
JP2013065887A (ja) 電子装置
JP4830807B2 (ja) 電子装置
JP6422736B2 (ja) パワーモジュール
KR101477357B1 (ko) 반도체 모듈 및 그 제조 방법
JP5358515B2 (ja) 半導体装置及びそれを用いた電子制御装置
JP5003730B2 (ja) 電子装置
JP6060053B2 (ja) パワー半導体装置
WO2018150449A1 (ja) 半導体モジュールおよびその製造方法と、これを備えた駆動装置、電動パワーステアリング装置
JP2008166711A (ja) 半導体装置およびその製造方法並びに半導体装置の実装構造

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20081203

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090630

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091106

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110823

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110905

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140930

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees