JP4814252B2 - ウエハーから半導体チップを製造する方法 - Google Patents
ウエハーから半導体チップを製造する方法 Download PDFInfo
- Publication number
- JP4814252B2 JP4814252B2 JP2007548789A JP2007548789A JP4814252B2 JP 4814252 B2 JP4814252 B2 JP 4814252B2 JP 2007548789 A JP2007548789 A JP 2007548789A JP 2007548789 A JP2007548789 A JP 2007548789A JP 4814252 B2 JP4814252 B2 JP 4814252B2
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- semiconductor chip
- target
- chip
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 46
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 239000013078 crystal Substances 0.000 claims description 32
- 238000000034 method Methods 0.000 claims description 24
- 238000012805 post-processing Methods 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 47
- 229910003460 diamond Inorganic materials 0.000 description 16
- 239000010432 diamond Substances 0.000 description 16
- 239000010410 layer Substances 0.000 description 11
- 238000005530 etching Methods 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000005684 electric field Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000005520 cutting process Methods 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000011247 coating layer Substances 0.000 description 2
- 239000011888 foil Substances 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005219 brazing Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/6609—Diodes
- H01L29/66098—Breakdown diodes
- H01L29/66106—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Dicing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Processing Of Stones Or Stones Resemblance Materials (AREA)
Description
損傷された結晶部分を例えば側方のチップ縁部のエッチングによって除去して逆方向電流を減少させることは公知である。このような手段は、手間及び費用のかかる付加的な作業工程を必要としている。
図1は、縁部の電界強さを減少されているZ型ダイオード用の公知の半導体チップの側面図であり、
図2は、縁部の電界強さを減少されているZ型ダイオード用の本発明の実施例の半導体チップの側面図であり、
図3a及び図3bは、互いに異なる結晶配列のウエハーの平面図であり、
図4a乃至図4cは、ウエハー表面の鋸挽きのためのダイヤモンドソーの種々の実施例の断面図である。
このような効果は、Z型ダイオードがダイオードチップ2の中央と縁部15に互いに異なるpn接合部を有していることに基づいている。pn接合部は、ダイオードチップの中央の領域で層4―6によって形成され、縁部の領域で層4−3によって形成されており、積層厚さの差は中央の領域で縁部の領域よりも著しく大きくなっている。これによって、中央のpn接合部4―6の降伏電圧もpn接合部4−3の降伏電圧よりも小さくなっている。したがってなだれ降伏は確実にチップ中央で行われ、チップ縁部では行われない。逆方向での作動に際して、積層区域はチップ2の縁部でチップ中央よりも大きく伸び、その結果、縁部領域の電界強さは中央領域の電界強さよりも小さくなっている。これによりZ型ダイオードは、(縁部電界強さの減少された)ZR型ダイオードとも呼ばれる。
鋸挽きスリットの深さが半導体チップ2の縁部領域でpn接合部4−3の厚さ若しくは深さdよりも小さくなるようにしてあり、それというのは鋸挽き深さ(スリット深さ)をpn接合部4−3の厚さよりも大きくすると、pn接合部4−3の領域若しくはpn接合面の領域の結晶構造を従来技術と同様に損傷させてしまうことになるからである。
Claims (10)
- 1つのウエハー(1)から複数の半導体チップ(2)を製造する方法において、ウエハーの表面に目標破断箇所(14)を形成して、かつ目標破断箇所(14)を線状の凹部として形成し、該線状の凹部を溝(13)内に配置して、更に目標破断箇所(14)の深さ(C)を、半導体チップ(2)の側方の縁部領域に設けてあるpn接合部(4−3)の深さ(d)よりも小さくしてあり、半導体チップ(2)を個別化するために、ウエハー(1)を目標破断箇所(14)に沿って裂断することを特徴とする、ウエハーから半導体チップを製造する方法。
- ウエハー(1)を目標破断箇所に沿って裂断した後に、半導体チップ(2)の側方の裂断縁部(12)を、後加工しないようにするか、結晶損傷の除去のためにわずかにしか後加工しないようにしてある請求項1に記載の方法。
- 前記方法を、半導体チップ(2)の側方の縁部(15)まで達するpn接合部(4−3)を有する半導体チップ(2)のために用いる請求項1又は2に記載の方法。
- 目標破断箇所(14)をウエハー表面に鋸挽きによって形成してある請求項1から3のいずれか1項に記載の方法。
- 目標破断箇所(14)をウエハー(1)の表面(9)に形成してある請求項1から4のいずれか1項に記載の方法。
- 目標破断箇所(14)をウエハーの表面(9)及び裏面(10)に形成してある請求項1から4のいずれか1項に記載の方法。
- 目標破断箇所(14)の方向は、ウエハー(1)の結晶構造に関連して前記目標破断箇所がウエハーの結晶の容易に裂断される結晶面に対して平行に延びているように選ばれている請求項1から6のいずれか1項に記載の方法。
- 目標破断箇所を備えたウエハー(1)を、半導体チップ(2)の個別化の前に1つのシートに接着する請求項1から7のいずれか1項に記載の方法。
- 半導体チップ(2)を有する半導体構成要素であって、半導体チップは、請求項1から8のいずれか1項に記載の方法によりウエハー(1)から製造され半導体チップの側方の縁部(15)まで達するpn接合部(4−3)を有している形式のものにおいて、半導体チップ(2)は、後加工されないか若しくは結晶損傷の除去のためにわずかにしか後加工されないようになっている側方の裂断縁部(12)を有していることを特徴とする半導体構成要素。
- 半導体チップ(2)は、側方の縁部(15)に目標破断箇所(14)の裂断開始部を有している請求項9に記載の半導体構成要素。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004063180.8A DE102004063180B4 (de) | 2004-12-29 | 2004-12-29 | Verfahren zum Herstellen von Halbleiterchips aus einem Siliziumwafer und damit hergestellte Halbleiterbauelemente |
DE102004063180.8 | 2004-12-29 | ||
PCT/EP2005/055790 WO2006072493A1 (de) | 2004-12-29 | 2005-11-07 | Verfahren zum herstellen von halbleiterchips aus einem wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008526036A JP2008526036A (ja) | 2008-07-17 |
JP4814252B2 true JP4814252B2 (ja) | 2011-11-16 |
Family
ID=35788158
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007548789A Active JP4814252B2 (ja) | 2004-12-29 | 2005-11-07 | ウエハーから半導体チップを製造する方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US20110095399A1 (ja) |
EP (1) | EP1834353B1 (ja) |
JP (1) | JP4814252B2 (ja) |
KR (1) | KR101192526B1 (ja) |
CN (1) | CN101095222B (ja) |
DE (1) | DE102004063180B4 (ja) |
TW (1) | TWI469259B (ja) |
WO (1) | WO2006072493A1 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007043263A1 (de) | 2007-09-11 | 2009-04-02 | Siemens Ag | Informationswandler und Verfahren zu seiner Herstellung |
US9994936B2 (en) * | 2011-08-15 | 2018-06-12 | Alta Devices, Inc. | Off-axis epitaxial lift off process |
DE102012210527A1 (de) * | 2012-06-21 | 2013-12-24 | Robert Bosch Gmbh | Verfahren zur Herstellung einer Diode und Diode |
WO2014050422A1 (ja) * | 2012-09-27 | 2014-04-03 | ローム株式会社 | チップダイオードおよびその製造方法 |
US20140235033A1 (en) * | 2013-02-18 | 2014-08-21 | Microchip Technology Incorporated | Non-conventional method of silicon wafer sawing using a plurality of wafer saw rotational angles |
EP3839107A1 (de) | 2019-12-18 | 2021-06-23 | Siltronic AG | Verfahren zur bestimmung von defektdichten in halbleiterscheiben aus einkristallinem silizium |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5336181A (en) * | 1976-09-14 | 1978-04-04 | Mitsubishi Electric Corp | Production of semiconductor device |
JPS6055640A (ja) * | 1983-09-07 | 1985-03-30 | Sanyo Electric Co Ltd | 化合物半導体基板の分割方法 |
JPH0738123A (ja) * | 1993-06-23 | 1995-02-07 | Robert Bosch Gmbh | 半導体装置及びその製造方法 |
WO2003061015A1 (de) * | 2002-01-15 | 2003-07-24 | Robert Bosch Gmbh | Halbleiteranordnung mit einem pn-übergang und verfahren zur herstellung einer halbleiteranordnung |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3387192A (en) * | 1965-05-19 | 1968-06-04 | Irc Inc | Four layer planar semiconductor switch and method of making the same |
DE1652512B2 (de) * | 1967-05-29 | 1976-08-26 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum herstellen von halbleiterbauelementen |
DE2340128C3 (de) * | 1973-08-08 | 1982-08-12 | SEMIKRON Gesellschaft für Gleichrichterbau u. Elektronik mbH, 8500 Nürnberg | Halbleiterbauelement hoher Sperrfähigkeit |
DE2633324C2 (de) * | 1976-07-24 | 1983-09-15 | SEMIKRON Gesellschaft für Gleichrichterbau u. Elektronik mbH, 8500 Nürnberg | Verfahren zum Herstellen von Halbleiterbauelementen hoher Sperrspannungsbelastbarkeit |
DE2730130C2 (de) | 1976-09-14 | 1987-11-12 | Mitsubishi Denki K.K., Tokyo | Verfahren zum Herstellen von Halbleiterbauelementen |
US4161744A (en) * | 1977-05-23 | 1979-07-17 | Varo Semiconductor, Inc. | Passivated semiconductor device and method of making same |
US6075280A (en) * | 1997-12-31 | 2000-06-13 | Winbond Electronics Corporation | Precision breaking of semiconductor wafer into chips by applying an etch process |
EP1050076B1 (de) * | 1998-01-21 | 2003-10-22 | Robert Bosch Gmbh | Verfahren zur herstellung von dioden |
DE19930781B4 (de) * | 1999-07-03 | 2006-10-12 | Robert Bosch Gmbh | Diode mit Metall-Halbleiterkontakt und Verfahren zu ihrer Herstellung |
US9564320B2 (en) * | 2010-06-18 | 2017-02-07 | Soraa, Inc. | Large area nitride crystal and method for making it |
-
2004
- 2004-12-29 DE DE102004063180.8A patent/DE102004063180B4/de not_active Expired - Fee Related
-
2005
- 2005-11-07 EP EP05810903A patent/EP1834353B1/de active Active
- 2005-11-07 WO PCT/EP2005/055790 patent/WO2006072493A1/de active Application Filing
- 2005-11-07 KR KR1020077014728A patent/KR101192526B1/ko active IP Right Grant
- 2005-11-07 CN CN2005800454268A patent/CN101095222B/zh active Active
- 2005-11-07 US US11/794,454 patent/US20110095399A1/en not_active Abandoned
- 2005-11-07 JP JP2007548789A patent/JP4814252B2/ja active Active
- 2005-11-22 TW TW94140941A patent/TWI469259B/zh active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5336181A (en) * | 1976-09-14 | 1978-04-04 | Mitsubishi Electric Corp | Production of semiconductor device |
JPS6055640A (ja) * | 1983-09-07 | 1985-03-30 | Sanyo Electric Co Ltd | 化合物半導体基板の分割方法 |
JPH0738123A (ja) * | 1993-06-23 | 1995-02-07 | Robert Bosch Gmbh | 半導体装置及びその製造方法 |
WO2003061015A1 (de) * | 2002-01-15 | 2003-07-24 | Robert Bosch Gmbh | Halbleiteranordnung mit einem pn-übergang und verfahren zur herstellung einer halbleiteranordnung |
Also Published As
Publication number | Publication date |
---|---|
TWI469259B (zh) | 2015-01-11 |
KR101192526B1 (ko) | 2012-10-17 |
KR20070088747A (ko) | 2007-08-29 |
WO2006072493A1 (de) | 2006-07-13 |
EP1834353B1 (de) | 2012-08-15 |
US20110095399A1 (en) | 2011-04-28 |
JP2008526036A (ja) | 2008-07-17 |
CN101095222B (zh) | 2011-12-07 |
TW200633135A (en) | 2006-09-16 |
DE102004063180B4 (de) | 2020-02-06 |
EP1834353A1 (de) | 2007-09-19 |
CN101095222A (zh) | 2007-12-26 |
DE102004063180A1 (de) | 2006-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4814252B2 (ja) | ウエハーから半導体チップを製造する方法 | |
TWI239885B (en) | Method for dicing semiconductor wafers | |
TWI260051B (en) | Semiconductor-device manufacturing method | |
JP2009088252A (ja) | ウエハのダイシング方法および半導体チップ | |
KR102149332B1 (ko) | 정전용량 미세가공 초음파 변환기 및 그 싱귤레이션 방법 | |
US20050035100A1 (en) | Method of dividing a plate-like workpiece | |
US20070221613A1 (en) | Structure for stopping mechanical cracks in a substrate wafer, use of the structure and a method for producing the structure | |
TWI574319B (zh) | 半導體物件之製造方法 | |
JP6115438B2 (ja) | 破断装置及び分断方法 | |
US8030180B2 (en) | Method of manufacturing a semiconductor device | |
JP6119551B2 (ja) | 弾性支持板、破断装置及び分断方法 | |
JP2005322738A (ja) | 半導体装置の製造方法 | |
JP3395620B2 (ja) | 半導体発光素子及びその製造方法 | |
JP2004055852A (ja) | 半導体装置及びその製造方法 | |
JP6213134B2 (ja) | 弾性支持板、破断装置及び分断方法 | |
KR20100010841A (ko) | 칩 분리 영역을 갖는 반도체칩의 레이아웃 및 반도체칩 | |
US20080153265A1 (en) | Semiconductor Device Manufactured Using an Etch to Separate Wafer into Dies and Increase Device Space on a Wafer | |
TW201545220A (zh) | 半導體結構的製造方法 | |
JP6298720B2 (ja) | 積層デバイスの製造方法 | |
JP5805306B2 (ja) | 複数の構成素子支持領域を分離する溝構造を備えている構成素子支持体結合体及び複数の構成素子支持体領域の製造方法 | |
CN111092051A (zh) | 半导体封装及制造半导体封装的方法 | |
JP2017050408A (ja) | 積層ウェーハの製造方法 | |
JP2013062372A (ja) | デバイスウェハ及びデバイスウェハの切断方法 | |
JP3938101B2 (ja) | 発光素子の製造方法 | |
JP2014090117A (ja) | 半導体装置、半導体装置の実装構造、および半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100714 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101014 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101021 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101115 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101122 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101214 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20101221 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110114 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110727 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110825 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4814252 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140902 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |